Slides for Lecture 16

Similar documents
T02 Tutorial Slides for Week 6

Slides for Lecture 19

Slides for Lecture 10

Slide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Slide Set 6. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

Karnaugh Map & Boolean Expression Simplification

Introduction to Karnaugh Maps

Simplifying Logic Circuits with Karnaugh Maps

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Optimizations and Tradeoffs. Combinational Logic Optimization

14:332:231 DIGITAL LOGIC DESIGN

211: Computer Architecture Summer 2016

Lecture 7: Karnaugh Map, Don t Cares

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Digital Logic Design. Combinational Logic

Unit 2 Session - 6 Combinational Logic Circuits

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

CprE 281: Digital Logic

Logical Design of Digital Systems

CprE 281: Digital Logic

ECE 341. Lecture # 3

Contents. Chapter 3 Combinational Circuits Page 1 of 36

Chapter 2 Combinational Logic Circuits

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

CSE 140 Midterm I - Solution

Logic Design Combinational Circuits. Digital Computer Design

CHAPTER 7. Solutions for Exercises

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Karnaugh Maps (K-Maps)

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

Combinational Logic. By : Ali Mustafa

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

CHAPTER 5 KARNAUGH MAPS

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

Logic Design I (17.341) Fall Lecture Outline

ECE 2300 Digital Logic & Computer Organization

Karnaugh Maps for Combinatorial Logic CS 64: Computer Organization and Design Logic Lecture #12

Karnaugh Maps Objectives

Sample Test Paper - I

Signals and Systems Digital Logic System

This form sometimes used in logic circuit, example:

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

UNIT 5 KARNAUGH MAPS Spring 2011

Chapter 7 Logic Circuits

ELC224C. Karnaugh Maps

CS221: Digital Design. Indian Institute of Technology Guwahati

MC9211 Computer Organization

Number System conversions

Systems I: Computer Organization and Architecture

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

WEEK 3.1 MORE ON KARNAUGH MAPS

Digital Circuit And Logic Design I. Lecture 4

Unit 3 Session - 9 Data-Processing Circuits

Why digital? Overview. Number Systems. Binary to Decimal conversion

Combinational Logic. Course Instructor Mohammed Abdul kader

9.1. Unit 9. Implementing Combinational Functions with Karnaugh Maps or Memories

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12

ENG2410 Digital Design Combinational Logic Circuits

Lecture 4: Four Input K-Maps

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Chapter 2 Combinational Logic Circuits

Written exam for IE1204/5 Digital Design with solutions Thursday 29/

We are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors

Computer Organization I. Lecture 13: Design of Combinational Logic Circuits

CPE100: Digital Logic Design I

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

MODULAR CIRCUITS CHAPTER 7

CHAPTER 7. Exercises 17/ / /2 2 0

CprE 281: Digital Logic

Numbers & Arithmetic. Hakim Weatherspoon CS 3410, Spring 2012 Computer Science Cornell University. See: P&H Chapter , 3.2, C.5 C.

EEE130 Digital Electronics I Lecture #4

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

ENEL Digital Circuits Final Examination

1 Boolean Algebra Simplification

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18


DIGITAL ELECTRONICS & it0203 Semester 3

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Computer Science Final Examination Friday December 14 th 2001

Spiral 1 / Unit 5. Karnaugh Maps

CHAPTER III BOOLEAN ALGEBRA

Chapter 4 Optimized Implementation of Logic Functions

Minimization techniques

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Chapter 3 Combinational Logic Design

Review for Test 1 : Ch1 5

CSCI 220: Computer Architecture-I Instructor: Pranava K. Jha. BCD Codes

Chapter 3 Combinational Logic Design

Gate-Level Minimization

CSE370 HW6 Solutions (Winter 2010)

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

3. Combinational Circuit Design

CSE 140: Components and Design Techniques for Digital Systems

Digital Logic Design ENEE x. Lecture 14

Transcription:

Slides for Lecture 6 ENEL 353: Digital Circuits Fall 203 Term Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary 6 October, 203

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 2/2 Previous Lecture K-map terminology: implicant, prime implicant, distinguished -cell, essential prime implicant. Using K-maps to find minimal SOP expressions for functions.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 3/2 Today s Lecture Completion of material from previous lecture. Finding minimal SOP expressions when essential prime implicants do not cover all the -cells. (Not covered in detail in Harris & Harris.) Don t-cares, X-cells, and SOP minimization. (Related reading in Harris & Harris: Section 2.7.3.)

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 4/2 Completion of an earlier example Work completed at the end of the previous lecture... Ā B A B C D 00 A 00 0 0 * ĀD 0 * D ĀC C 0 * BC * C D B Can we use the essential prime implicants to make a minimal SOP expression?

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 5/2 Using only essential prime implicants may fail to cover all the -cells Unfortunately, when looking for minimal SOP expressions, we can t always declare victory after we find all the essential prime implicants. Let s look at this example... A B C D 00 A 00 0 0 0 D C 0 B

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 6/2 A note about non-essential prime implicants We ve just seen that prime implicants in a K-map can be divided into those that are essential prime implicants and those that are not essential prime implicants. To call a prime implicant non-essential does not mean that it is useless or unimportant! Here is the correct distinction... essential PI: contains a distinguished -cell, must appear in a minimal SOP expression non-essential PI: does not contain a distinguished -cell, might or might not be needed in a minimal SOP expression

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 7/2 Review of important terms Prime implicant: Group of -cells that can t be doubled without collecting a 0-cell. Distinguished -cell: Covered by only one prime implicant. Essential prime implicant: Covers at least one distinguished -cell. Must be included in any minimal SOP expression. Non-essential prime implicant: Does not cover any distinguished -cells. Might or might not need to be included to make a minimal SOP expression.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 8/2 Prime implicants, essential prime implicants, and minimal SOP expressions What we know so far... All implicants in minimal SOP expressions must be prime implicants. Essential prime implicants must be included; if not, one or more -cells will not be covered. For some functions, using only essential prime implicants will fail to cover all the -cells.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 9/2 A method for finding a minimal SOP expression for F from the K-map of F. Find all the essential prime implicants. 2. If there are -cells not covered by essential prime implicants, then make the best choice of non-essential prime implicants to complete the cover. It s a method but not really an algorithm, because we don t have a precise definition for make the best choice. Reasoning may be required to justify the choice of non-essential prime implicants.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 0/2 Example A B C D 00 A 00 0 0 * Somebody has found all the PI s and identified the EPI s for us. C 0 0 * B * D ĀBD + A B + A D, the sum of EPI s, does not cover all the -cells. How can we use the K-map to finish the job of finding a minimal SOP expression?

ENEL 353 F3 Section 02 Slides for Lecture 6 slide /2 Example 2 A B C D C 00 0 0 A 00 0 0 * D Yikes! There is only one essential PI, and there are six non-essential PI s. How can we use the K-map to find a minimal SOP expression? B

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 2/2 Example 3 A B C D C 00 0 0 A 00 0 0 B D There are nine prime implicants, all groups of four cells. There are no essential prime implicants. How can we use the K-map to find a minimal SOP expression? This is Example 3.8 from Marcovitz A. B., Introduction to Logic Design, 3rd ed., 200, McGraw-Hill. (Last year s ENEL 353 textbook.)

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 3/2 Don t-care outputs In some truth tables, for some not all input combinations, we don t care whether a particular output is 0 or. Don t-care output values are marked with X instead of 0 or. (Remember that X for don t care in a truth table or K-map does not mean the same thing as X for unknown/illegal value at a circuit node.) Don t-care outputs often help with simplification of SOP expressions. K-map methods are easy to modify to take don t-cares into account.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 4/2 A very simple K-map-with-don t-cares example A B C F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X X In normal operation of this particular circuit, we ve been told that the input will never be (A,B,C) = (,,0) or (A,B,C) = (,,), so it doesn t matter what F is in the last two rows of the table. Let s draw K-maps to see how the don t-cares can be used to simplify circuit design.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 5/2 Don t-cares, prime implicants, and essential prime implicants Our terms need to be adapted very slightly to account for don t-cares... Prime implicant: Group of, 2, 4, 8, etc., -cells and/or X-cells; group can t be doubled in size without collecting 0-cells. Distinguished -cell: Same as before. Note that an X-cell cannot be a distinguished -cell. Essential prime implicant: Same as before. Let s identify PI s, distinguished -cells, and EPI s for our earlier don t-care example.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 6/2 The seven-segment display a f e g b c Letters a, b, c, d, e, f, and g identify the seven segments. d With some segments ON and other segments OFF, the array of segments displays one of ten decimal digits...

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 7/2 BCD to seven-segment decoder design D 3 D 2 D D 0 BCD to 7-segment decoder S a S b S c S d S e S f S g For input values 0000, 000,..., 000, 00, this combinational circuit must turn segments on or off to display digits 0,,..., 8, 9. But what should the circuit do for input bit patterns 00, 0,...,, which don t correspond to decimal digits? Let s describe two of several reasonable design decisions that could be made.

Below is a truth table for two S b functions, one for each of the design decisions from the previous slide. Let s find minimal SOP expressions for each of the S b functions. S b D 3 D 2 D D 0 BCD value design design 2 0 0 0 0 0 0 0 0 0 0 0 2 0 0 3 0 0 0 4 0 0 5 0 0 0 0 6 0 0 0 7 0 0 0 8 0 0 9 0 0 n/a 0 X....... n/a 0 X

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 9/2 Completing the BCD to seven-segment decoder design Of course, in addition to an SOP expression for S b, SOP expressions would be needed for S a, S c, S d, S e, S f, and S g. Harris and Harris give K-maps for S a using first the display blank for invalid input policy, then later the don t care about invalid input policy. Finding SOP expressions for S c, S d, S e, S f, and S g is left as an exercise (Exercise 2.34).

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 20/2 Don t-care inputs in truth tables Don t-care values on the input side of a truth table do not help with simplification of expressions using K-maps. Instead, they sometimes provide a way to compress information in a truth table, as shown in this example... A B C 0 0 0 0 0 0 X X X F F 0 A B C F F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Let s write out in words what the X s in the example mean.

ENEL 353 F3 Section 02 Slides for Lecture 6 slide 2/2 Upcoming topics Friday and perhaps early next week: More K-map topics... finding minimal POS expressions from K-maps K-maps for 5-input problems brief discussion of K-maps for problems with 2 or more outputs (These topics are not covered in Harris & Harris.) Later next week: Multiplexers, decoders, time delays in combinational logic. (Related reading in Harris & Harris: Sections 2.8 and 2.9.)