HD74LS76ARPEL. Dual J-K Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul Ordering Information

Similar documents
HD74LS21FPEL. Dual 4-input Positive AND Gates. Features. Pin Arrangement. Circuit Schematic (1/2) REJ03D Rev.2.00 Feb.18.

HD74LS74ARPEL. Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear) Features. Pin Arrangement. REJ03D Rev.3.00 Jul.22.

HD74LS138RPEL. 3-Line-to-8-Line Decoders / Demultiplexers. Features. Pin Arrangement. REJ03D Rev.3.00 Jul

HD74LS00RPEL. Quadruple 2-Input NAND Gates. Features. Pin Arrangement. REJ03D Rev.2.00 Feb Ordering Information

HD74LS85FPEL. 4-bit Magnitude Comparator. Features. Pin Arrangement. REJ03D Rev.2.00 Feb

HD74HC147FPEL. 10-to-4-line Priority Encoder. Description. Features. Function Table. REJ03D (Previous ADE ) Rev.2.

Hex Bus Drivers (non-inverted data outputs with three-state outputs)

HD74HC85RPEL. 4-bit Magnitude Comparator. Description. Features. REJ03D (Previous ADE ) Rev.2.00 Oct 06, 2005

HD74LS164RPEL. 8-Bit Parallel-Out Serial-in Shift Register. Features. Pin Arrangement. REJ03D Rev.2.00 Feb

Dual Retriggerable Monostable Multivibrators (with Clear)

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents

Old Company Name in Catalogs and Other Documents

CK PR CLR CK PR Q CLR Q. (Top view)

Old Company Name in Catalogs and Other Documents

HD74LS93FPEL. 4-bit Binary Counter. Features. Pin Arrangement. REJ03D Rev.2.00 Feb

HD74LS155P. Dual 2-line-to-4-line Decoders / Demultiplexers. Features. Pin Arrangement. REJ03D Rev.2.00 Feb

HD74LS293P. 4-bit Binary Counter. Features. Pin Arrangement. Function Table. REJ03D Rev.3.00 Jul

Multiple RS-232 Drivers & Receivers

CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

R1RW0416D Series. 4M High Speed SRAM (256-kword 16-bit) Description. Features. REJ03C Z Rev Mar

2SA2029 / 2SA1774EB / 2SA1774 / 2SA1576UB / 2SA1576A / 2SA1037AK. Outline. Base UMT3. Base. Package size (mm) Taping code

HD74HC42. BCD-to-Decimal Decoder. ADE (Z) 1st. Edition Sep Description. Features

HD74HC4511. BCD-to-Seven Segment Latch/Decoder/Driver. Description. Features

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS

5A Low Dropout Fast Response Positive Adjustable Regulator and Fixed 3.3V. Front View APL1084. TO-252 Package. Front View APL1084.

SP490/SP491. Full Duplex RS-485 Transceivers. Now Available in Lead Free Packaging

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

8-bit shift register with 2:1 mux-in, latched B inputs, and serial out N74F835N FEATURES PIN CONFIGURATION

20-V N-Channel 1.8-V (G-S) MOSFET

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

DATA SHEET. PDTC144W series NPN resistor-equipped transistors; R1=47kΩ, R2 = 22 kω DISCRETE SEMICONDUCTORS

HD74AC166/HD74ACT166

CD4013BM CD4013BC Dual D Flip-Flop

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

DM54LS73A DM74LS73A Dual Negative-Edge-Triggered

CAT93C46B. 1-Kb Microwire Serial EEPROM

UNISONIC TECHNOLOGIES CO., LTD U74HC164

Features. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs

BCD-to-Seven-Segment Decoder / Driver (Internal Pull-up outputs) Package Code (Previous Code) PRDP0016AE-B (DP-16FV) B C LT BI/RBO RBI. f g a.

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

DM74LS90 DM74LS93 Decade and Binary Counters

CAT93C46B. EEPROM Serial 1-Kb Microwire

HD74LS47FPEL. BCD-to-Seven-Segment Decoder / Driver (with 15 V Outputs) Features. Pin Arrangement. REJ03D Rev.3.

HN58V65A Series HN58V66A Series

ABB Power T&D Company Inc. Relay Division Coral Springs, FL Allentown, PA. For Excessive or Reverse Power Detection Device Number: 32

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

CM1213A, SZCM1213A. 1, 2 and 4-Channel Low Capacitance ESD Protection Arrays

DM5490 DM7490A DM7493A Decade and Binary Counters

MM54HC154 MM74HC154 4-to-16 Line Decoder

CD74HC109, CD74HCT109

CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch

REFLECTIVE OBJECT SENSOR

DATA SHEET. PDTA124E series PNP resistor-equipped transistors; R1 = 22 kω, R2 = 22 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTC114Y series NPN resistor-equipped transistors; R1 = 10 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

DATA SHEET. PDTC143Z series NPN resistor-equipped transistors; R1 = 4.7 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

MM54HC08 MM74HC08 Quad 2-Input AND Gate

54173 DM54173 DM74173 TRI-STATE Quad D Registers

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD

Sensors and Actuators Sensor Physics

M74HCT138TTR 3 TO 8 LINE DECODER (INVERTING)

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

MC74LCX138 Low Voltage CMOS 3 to 8 Decoder/Demultiplexer With 5 V Tolerant Inputs The MC74LCX138 is a high performance, 3 to 8 decoder/demultiplexer o

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

Obsolete Product(s) - Obsolete Product(s)

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

CAT93C76B. EEPROM Serial 8-Kb Microwire

M74HC20TTR DUAL 4-INPUT NAND GATE

HCF4035B 4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER

M74HC147TTR 10 TO 4 LINE PRIORITY ENCODER

HD74LV1G08A L 2. Data Sheet. 2 input AND Gate. Description. Features. Outline and Article Indication. R04DS0020EJ0900 Rev.9.00.

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

3SK318. Silicon N-Channel Dual Gate MOS FET UHF RF Amplifier. ADE (Z) 1st. Edition Feb Features. Outline

M74HCT688TTR 8 BIT EQUALITY COMPARATOR

DM74LS90/DM74LS93 Decade and Binary Counters

CD4013BC Dual D-Type Flip-Flop

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

CAT tap Digital Potentiometer (POT) with Buffered Wiper

Obsolete Product(s) - Obsolete Product(s)

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

IXTT3N200P3HV IXTH3N200P3HV

54LS256 DM74LS256 Dual 4-Bit Addressable Latch

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

Neotec Semiconductor Ltd. 新德科技股份有限公司

Obsolete Product(s) - Obsolete Product(s)

SP1001 Series - 8pF 15kV Unidirectional TVS Array

Obsolete Product(s) - Obsolete Product(s)

MM54HC148 MM74HC Line Priority Encoder

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

Dual P-Channel 12 V (D-S) MOSFET

Transcription:

ual - Flip-Flops (with Prst and Clar) R030417 0300 Rv.3.00 ul.22.2005 Faturs Ordring Information Part Nam H74LS76P H74LS76RPL Pakag Typ ILP-16 pin SOP-16 pin(c) Pakag Cod (Prvious Cod) P0016-B (P-16FV) SP0016G- (FP-16NV) Not: Plas onsult th sals offi for th abov pakag availability. Pakag bbrviation P RP Taping bbrviation (uantity) L(2,500 ps/rl) Pin rrangmnt 1C 1 16 1 1 1 2 3 C 15 14 1 1 1 4 13 GN V CC 2C 2 2 5 6 C 12 11 7 10 8 9 2 2 2 2 (Top viw) Rv.3.00, ul.22.2005, pag 1 of 6

Funtion Tabl s Outputs Prst Clar L H X X X H L H L X X X L H L L X X X H* H* H H L L 0 0 H H H L H L H H L H L H H H H H Toggl H H H X X 0 0 H; high lvl, L; low lvl, X; irrlvant, ; transition from high to low lvl, 0; lvl of bfor th indiatd stady-stat input onditions wr stablishd. 0; omplmnt of 0 or lvl of bfor th indiatd stady-stat input onditions wr stablishd. Toggl; ah output hangs to th omplmnt of its prvious lvl on ah ativ transition indiatd by. * This onfiguration is nonstabl; that is, it will not prsist whn prst and lar inputs rturn to thir inativ (high) lvl. Blok iagram (1/2) Prst Clar bsolut Maximum Ratings Itm Symbol Ratings Unit Supply voltag V CC 7 V voltag V IN 7 V Powr dissipation P T 400 mw Storag tmpratur Tstg 65 to +150 C Not: Voltag valu, unlss othrwis notd, ar with rspt to ntwork ground trminal. Rommndd Oprating Conditions Itm Symbol Min Typ Max Unit Supply voltag V CC 4.75 5.00 5.25 V Output urrnt I OH 400 µ I OL 8 m Oprating tmpratur Topr 20 25 75 C frquny f lok 0 30 MHz Puls width High t w 20 Clar Prst Low t w 25 ns Stup tim H ata t su 20 L ata t su 20 ns Hold tim t h 0 ns Rv.3.00, ul.22.2005, pag 2 of 6

ltrial Charatristis voltag Itm Symbol min. typ.* max. Unit Condition V IH 2.0 V V IL 0.8 V 2.7 V (Ta = 20 to +75 C) V CC = 4.75 V, V IH = 2 V, V IL = 0.8 V, I OH = 400 µ Output voltag 0.5 I OL = 8 m V 0.4 I OL = 4 m, 20 Clar 60 I IH µ V CC = 5.25 V, V I = 2.7 V Prst 60 80 urrnt Short-iruit output urrnt, 0.4 Clar 0.8 I IL** Prst 0.8 0.8, 0.1 Clar 0.3 I I Prst 0.3 0.4 m m V CC = 5.25 V, V I = 0.4 V V CC = 5.25 V, V I = 7 V I OS 20 100 m V CC = 5.25 V Supply urrnt*** I CC 4 6 m V CC = 5.25 V V CC = 4.75 V, V IH = 2 V, V IL = 0.8 V lamp voltag V I 1.5 V V CC = 4.75 V, I IN = 18 m Nots: * V CC = 5 V, Ta = 25 C ** I IL should not b masurd whn prst and lar inputs ar low at sam tim. *** With all outputs opn, I CC is masurd with th and outputs high in turn. t th tim of masurmnt, th lok input is groundd. Swithing Charatristis (V CC = 5 V, Ta = 25 C) Itm Symbol s Outputs min. typ. max. Unit Condition Maximum lok frquny f max 30 45 MHz Clar 15 20 ns Propagation dlay tim Prst, 15 20 ns C L = 15 pf, R L = 2 kω Timing finition t w 3 V t su t h t su t h 0 V 3 V, "H" ata "L" ata 0 V Rv.3.00, ul.22.2005, pag 3 of 6

Tsting Mthod Tst Ciruit 1. ƒ max,,, (, ) V CC Output P.G. out=50ω 4.5V C Output Load iruit 1 RL CL Sam as Load Ciruit 1. Nots: 1. Tst is put into th ah flip-flop. 2. C L inluds prob and jig apaitan. 3. ll diods ar 1S2074(H). 2., (Clar, Prst, ) V CC Output P.G. out=50ω P.G. 4.5V C Output Load iruit 1 RL CL Sam as Load Ciruit 1. out=50ω Nots: 1. Tst is put into th ah flip-flop. 2. C L inluds prob and jig apaitan. 3. ll diods ar 1S2074(H). Rv.3.00, ul.22.2005, pag 4 of 6

Wavforms 1 t TLH t THL 90% t w(l) 90% t w(h) 3 V 0 V Not: input puls; t TLH 15 ns, t THL 6 ns, R = 1 MHz, duty yl = 50% and for fmax., t TLH = t THL 2.5 ns Wavforms 2 t THL t TLH Clar 90% 90% t w () t THL t TLH 3V 0V Prst 90% 90% t w () 3V 0V Not: Crar and prst input puls; t TLH 15 ns, t THL 6 ns, R = 1 MHz, Rv.3.00, ul.22.2005, pag 5 of 6

1 H74LS76 Pakag imnsions IT Pakag Cod P-IP16-6.3x19.2-2.54 RNSS Cod P0016-B Prvious Cod P-16FV MSS[Typ.] 1.05g 16 9 1 8 0.89 b 3 L Rfrn Symbol 1 imnsion in Millimtrs Min Nom Max 7.62 19.2 20.32 6.3 7.4 5.06 1 0.51 b 3 0.40 0.48 1.30 0.56 1 0.19 0.25 0.31 0 15 2.29 2.54 2.79 ( Ni/Pd/u plating ) L 2.54 1.12 IT Pakag Cod P-SOP16-3.95x9.9-1.27 RNSS Cod SP0016G- Prvious Cod FP-16NV MSS[Typ.] 0.15g 16 *1 9 F H 1 NOT) 1. IMNSIONS"*1 (Nom)"N"*2" O NOT INCLU MOL FLSH. 2. IMNSION"*3"OS NOT INCLU TRIM OFFST. Indx mark *2 1 *3 x M 8 Trminal ross stion ( Ni/Pd/u plating ) Rfrn Symbol 2 1 imnsion in Millimtrs Min Nom Max 9.90 10.30 3.95 0.10 0.14 0.25 1.75 L 1 0.34 0.40 0.46 b 1 0.15 0.20 0.25 1 0 8 y tail F L H x y L 5.80 6.10 6.20 1.27 0.25 0.15 0.635 0.40 0.60 1.27 L 1 1.08 Rv.3.00, ul.22.2005, pag 6 of 6

Sals Stratgi Planning iv. Nippon Bldg., 2-6-2, Oht-mahi, Chiyoda-ku, Tokyo 100-0004, apan p safty first in your iruit dsigns! 1. Rnsas Thnology Corp. puts th maximum ffort into making smiondutor produts bttr and mor rliabl, but thr is always th possibility that troubl may our with thm. Troubl with smiondutors may lad to prsonal injury, fir or proprty damag. Rmmbr to giv du onsidration to safty whn making your iruit dsigns, with appropriat masurs suh as (i) plamnt of substitutiv, auxiliary iruits, (ii) us of nonflammabl matrial or (iii) prvntion against any malfuntion or mishap. Nots rgarding ths matrials 1. Ths matrials ar intndd as a rfrn to assist our ustomrs in th sltion of th Rnsas Thnology Corp. produt bst suitd to th ustomr's appliation; thy do not onvy any lins undr any intlltual proprty rights, or any othr rights, blonging to Rnsas Thnology Corp. or a third party. 2. Rnsas Thnology Corp. assums no rsponsibility for any damag, or infringmnt of any third-party's rights, originating in th us of any produt data, diagrams, harts, programs, algorithms, or iruit appliation xampls ontaind in ths matrials. 3. ll information ontaind in ths matrials, inluding produt data, diagrams, harts, programs and algorithms rprsnts information on produts at th tim of publiation of ths matrials, and ar subjt to hang by Rnsas Thnology Corp. without noti du to produt improvmnts or othr rasons. It is thrfor rommndd that ustomrs ontat Rnsas Thnology Corp. or an authorizd Rnsas Thnology Corp. produt distributor for th latst produt information bfor purhasing a produt listd hrin. Th information dsribd hr may ontain thnial inaurais or typographial rrors. Rnsas Thnology Corp. assums no rsponsibility for any damag, liability, or othr loss rising from ths inaurais or rrors. Plas also pay attntion to information publishd by Rnsas Thnology Corp. by various mans, inluding th Rnsas Thnology Corp. Smiondutor hom pag (http://www.rnsas.om). 4. Whn using any or all of th information ontaind in ths matrials, inluding produt data, diagrams, harts, programs, and algorithms, plas b sur to valuat all information as a total systm bfor making a final dision on th appliability of th information and produts. Rnsas Thnology Corp. assums no rsponsibility for any damag, liability or othr loss rsulting from th information ontaind hrin. 5. Rnsas Thnology Corp. smiondutors ar not dsignd or manufaturd for us in a dvi or systm that is usd undr irumstans in whih human lif is potntially at stak. Plas ontat Rnsas Thnology Corp. or an authorizd Rnsas Thnology Corp. produt distributor whn onsidring th us of a produt ontaind hrin for any spifi purposs, suh as apparatus or systms for transportation, vhiular, mdial, arospa, nular, or undrsa rpatr us. 6. Th prior writtn approval of Rnsas Thnology Corp. is nssary to rprint or rprodu in whol or in part ths matrials. 7. If ths produts or thnologis ar subjt to th apans xport ontrol rstritions, thy must b xportd undr a lins from th apans govrnmnt and annot b importd into a ountry othr than th approvd dstination. ny divrsion or rxport ontrary to th xport ontrol laws and rgulations of apan and/or th ountry of dstination is prohibitd. 8. Plas ontat Rnsas Thnology Corp. for furthr dtails on ths matrials or th produts ontaind thrin. RNSS SLS OFFICS Rfr to "http://www.rnsas.om/n/ntwork" for th latst and dtaild information. Rnsas Thnology mria, In. 450 Holgr Way, San os, C 95134-1368, U.S. Tl: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Rnsas Thnology urop Limitd uks Madow, Millboard Road, Bourn nd, Bukinghamshir, SL8 5FH, U.. Tl: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Rnsas Thnology Hong ong Ltd. 7th Floor, North Towr, World Finan Cntr, Harbour City, 1 Canton Road, Tsimshatsui, owloon, Hong ong Tl: <852> 2265-6688, Fax: <852> 2730-6071 Rnsas Thnology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipi, Taiwan Tl: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Rnsas Thnology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tl: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952 Rnsas Thnology Singapor Pt. Ltd. 1 Harbour Front vnu, #06-10, ppl Bay Towr, Singapor 098632 Tl: <65> 6213-0200, Fax: <65> 6278-8001 Rnsas Thnology ora Co., Ltd. ukj Cntr Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Soul 140-702, ora Tl: <82> 2-796-3115, Fax: <82> 2-796-2145 http://www.rnsas.om Rnsas Thnology Malaysia Sdn. Bhd. Unit 906, Blok B, Mnara morp, morp Trad Cntr, No.18, alan Prsiaran Barat, 46050 Ptaling aya, Slangor arul hsan, Malaysia Tl: <603> 7955-9390, Fax: <603> 7955-9510 2005. Rnsas Thnology Corp., ll rights rsrvd. Printd in apan. Colophon.3.0