Homework 6 Solutions and Rubric

Similar documents
Homework Assignment 11

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i

Electronic Circuits Summary

Chapter 10 Feedback. PART C: Stability and Compensation

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

FEEDBACK AND STABILITY

ESE319 Introduction to Microelectronics. Feedback Basics

ECE2210 Final given: Spring 08

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

ECEN 325 Electronics

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Operational Amplifiers

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

DC CIRCUIT ANALYSIS. Loop Equations

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

Electronics II. Final Examination

Homework Assignment 08

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

Homework 7 - Solutions

Electronics II. Final Examination

Problem Set 4 Solutions

Stability and Frequency Compensation

Introduction to Controls

The Approximating Impedance

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Compensator Design to Improve Transient Performance Using Root Locus

ECE Circuit Theory. Final Examination. December 5, 2008

PHYS225 Lecture 9. Electronic Circuits

Biasing the CE Amplifier

Operational amplifiers (Op amps)

Advanced Current Mirrors and Opamps

CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Homework Assignment 09

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

EE C128 / ME C134 Fall 2014 HW 6.2 Solutions. HW 6.2 Solutions

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

Lecture 37: Frequency response. Context

100 (s + 10) (s + 100) e 0.5s. s 100 (s + 10) (s + 100). G(s) =

Lecture 7: Transistors and Amplifiers

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

FREQUENCY RESPONSE ANALYSIS Closed Loop Frequency Response

Compensation 8. f4 that separate these regions of stability and instability. The characteristic S 0 L U T I 0 N S

Operational Amplifiers

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010

I. Frequency Response of Voltage Amplifiers

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Unit 8: Part 2: PD, PID, and Feedback Compensation

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Root Locus Techniques

ESE319 Introduction to Microelectronics. Output Stages

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

OPERATIONAL AMPLIFIER APPLICATIONS

16.1 Electrical Current

Systematic methods for labeling circuits and finding a solvable set of equations, Operational Amplifiers. Kevin D. Donohue, University of Kentucky 1

ESE319 Introduction to Microelectronics. Feedback Basics

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Stability & Compensation

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Digital logic signals

Digital logic signals

Phys 2025, First Test. September 20, minutes Name:

From this analogy you can deduce some rules that you should keep in mind during all your electronics work:

BJT Biasing Cont. & Small Signal Model

EE100Su08 Lecture #9 (July 16 th 2008)

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1

Electronics II. Final Examination

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Sophomore Physics Laboratory (PH005/105)

ECE2210 Final given: Fall 13

Section 4. Nonlinear Circuits

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Notes on Electricity (Circuits)

Lecture 17 Date:

Linear Circuit Experiment (MAE171a) Prof: Raymond de Callafon

1 (20 pts) Nyquist Exercise

EECS C128/ ME C134 Final Wed. Dec. 14, am. Closed book. One page, 2 sides of formula sheets. No calculators.

Module 3F2: Systems and Control EXAMPLES PAPER 2 ROOT-LOCUS. Solutions

EE C245 ME C218 Introduction to MEMS Design

Homework 1 solutions

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Introductory Circuit Analysis

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Electronics II. Midterm #1

Name (print): Lab (circle): W8 Th8 Th11 Th2 F8. θ (radians) θ (degrees) cos θ sin θ π/ /2 1/2 π/4 45 2/2 2/2 π/3 60 1/2 3/2 π/

Transcription:

Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure 1: K-W Annotated Amplifier Schematic 1

Recall that we derived the common mode gain in class: A v,cm = R load R tail = 1 If you want to derive it again, here is the logic: To estimate the common mode gain for part d), apply a common mode input (call this v i ) and look at the currents in the two branches (i 1 for the current in the left branch, i for the right). These currents are equal and given by the following expression: i 1 = i = g m (v i v x ) Where v x is the voltage at the shared cathode node. We can also say that i 1 + i = vx /R tail. If we massage these expressions we end up with: ( ) v o 1 = R load g m v i 1 + g m R tail Because R load = R tail and because g m R tail > 1, the result simplifies to 1 /. Feedback Factor and Stability Let s list what we know: A(s) = G(s) = 1000 (1 + s /10 6 ) 3 A(s) 1 + fa(s) What are the poles of the closed-loop transfer function? Just look at the denominator of G(s): (1 + s /ω p) 3 = 1000f This results in three roots. One real (s = 10f 1 /3 ω p ), the others are imaginary and at ±60 from the positive real axis aimed towards s = 10. These are s = ω p ( f 1/3 (5 ± j8.3) 1 ). This result is shown on the plot below:

Arrows point in direction of increasing f Intersection at f = 1/15-10 6 Figure : Root Locus plot of closed-loop transfer function To find f where the two imaginary poles cross the jω axis, simply set the real part of the imaginary poles to zero: This occurs at f = 1/15. 3. The Small-Signal Question 5f 1 /3 1 = 0 This one is a little bit of a doozy. The easiest way to calculate the gain is to find differential to single-ended circuit transconductance G m and differential to single-ended circuit output resistance R o. To calculate G m, ground the output node (the shared source of the differential pair) and measure the output current 3

with a differential input. To calculate R o, ground the two inputs, apply a test voltage, and measure the current supplied by the test voltage source. The G m circuit is shown here: M3 M4 i 1 i 1 v i M1 M 1 v i i o Figure 3: Circuit for G m calculation Remember that the output current i o will simply be the sum of the two branch currents i 1 and i. i 1 = g m1v i Now, the right branch will have contributions from the dependent g m source as well as a reflected current from the mirror device. i = g mv i + g m1g m4 v i g m3 If all devices have equal transconductance, then i o = i 1 + i = v i /. So the circuit transconductance G m = g m /. 4

The R o circuit is shown here: M3 M4 i 1 i M1 M i t v t Figure 4: Circuit for R o calculation This time, the current in the left branch is: So the gate voltage of M3 is: i 1 = g m1 v t v g3 = g m1 g m3 v t v t The right branch is a little bit complicated. Let s look at the middle node v x first. Because the two dependent current sources are equal and opposite at this node, they contribute zero net current to this node. That means that there is a resistive divider between the r o s of M and M4, which means that v x is one half of v t if the two output resistances are equal. Now that we know the v x voltage, the node equation at the output node is quite simple: 5

g m v t r o v x g m v t r o v t i Figure 5: Right branch small-signal model i = g m v t + v t r o After simplifying this expression, you come to the following conclusion: i t = i 1 + i = 1 g m The gain from a differential input to the tail node is G m R o = 1/4. If you got this result, you should be very proud. Many of our colleagues thought (incorrectly) that the answer is zero. 6

4. Single-Stage Op-Amp j10 7 j10 6-10 7 Figure 6: Problem 4 s-domain plot, zoomed in to 10 7 j10 8 j10 7-10 7 Figure 7: Problem 4 s-domain plot, zoomed out to 10 8 7

At s = j10 7, r = 10 7, and θ = 45. At s = j10 6, r = 10 14 + 10 1 10 7, and θ = tan 1 (0.1) 5.7. At s = j10 8, r = 10 16 + 10 14 10 8, and θ = tan 1 (10) 84.3. 00 0 10 5 10 6 10 7 10 8 10 9 ω 10 5 10 6 10 7 10 8 10 9 ω -45 o -90 o Figure 8: Problem 4 Bode plot 8

5. Two Stage Op-Amp Overall DC gain is given by: G m1 R o1 G m R o = 1000. The poles are: p 1 = 1/R o1 C 1 = 10 7 rad/s and p = 1/R o C = 10 7 rad/s. 1000 100 10 1 10 5 10 6 10 7 10 8 10 9 ω 10 5 10 6 10 7 10 8 10 9 ω -90 o -180 o Figure 9: Problem 4 Bode plot Technically, because the phase of a two pole system (open loop) will never reach 180, the amplifier is stable. This is not going to be true in real life, so the correct answer here is no. The amplifier will not be unity gain stable. 9

6. Compensation Figure 10: Problem 6 solution 10

Rubric: 1) 10 points total (11 if you got the extra credit) 7 points for any attempt at a-g, 0.5 points each for getting it right. 1 bonus point for h. ) 10 points total 5 if you drew a plot with poles moving as f changed (any form of root-locus). 1 additional point if you got the basic shape right (rays moving outwards). 3 more points if you got the correct expression and/or angle for each locus 1 more point if you calculated the correct f. 3) 10 points total. 5 if you made an attempt. 3 more points if you made a serious attempt. more points if you got it right (1 point each for G m and R o ). 4) 8 points total points for a and b points each for c, d, and e: 1 point for drawing, 1 point for answer 5) 10 points total points for magnitude plot points for phase plot points for correct ω p1 points for correct ω p points for identifying that this is NOT stable 6) 1 points total points each for a,b, and c 4 points for d 5 points for e 11