Criteria adopted for shortlisting PhD applications (Regular, Part-time, Direct and ERP) Area of Research: Microelectronics and VLSI Design

Similar documents
PGVES ENTRANCE EXAM SYLLABUS Pattern: objective type

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40

INSTRUMENTAL ENGINEERING

ELECTRICAL ENGINEERING

SYLLABI FOR THE WRITTEN TEST

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM

FACULTY OF ENGINEERING AND TECHNOLOGY

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS

EC/EE DIGITAL ELECTRONICS

Electrical Engineering Technology

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

Q. 1 Q. 25 carry one mark each.

SEMESTER III. Code Course of Study L T P C. MA201 Mathematics III EC201 Signals and Systems EC203 Network Theory

1) Electronic Circuits & Laboratory

S No. Questions Bloom s Taxonomy Level UNIT-I

B. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true

ELECTROMAGNETIC FIELDS AND WAVES

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.

CHAPTER 2. COULOMB S LAW AND ELECTRONIC FIELD INTENSITY. 2.3 Field Due to a Continuous Volume Charge Distribution

ST. THOMAS COLLEGE, BHILAI MONTHLY TEACHING SCHEDULE,

GATE ELECTRICAL ENGINEERING Vol 1 of 4

Chapter 10: Sinusoidal Steady-State Analysis

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

GATE 2009 Electronics and Communication Engineering

Electronics and Communication Exercise 1

ONE MARK QUESTIONS. 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph?

Leaders in IES & GATE Since 2009

ONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is

ECE 341 Electromagnetic Fields I, Fall 2016

I.E.S-(Conv.)-2005 Values of the following constants may be used wherever Necessary:

Sl. No. Reg. No. Roll Number Candidate's Name

Q. 1 Q. 25 carry one mark each.

Test Code : CSB (Short Answer Type) Junior Research Fellowship (JRF) in Computer Science

Syllabus for GATE. Engineering Mathematics: Digital Logic: Programming and Data Structures: Theory of Computation:

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

a. Type 0 system. b. Type I system. c. Type 2 system. d. Type 3 system.

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

National Institute of Technology, RAIPUR

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system.

COURSE CATALOG. BS Microelectronic Engineering

EE Branch GATE Paper 2010

PHYSICS. Course Syllabus. Section 1: Mathematical Physics. Subject Code: PH. Course Structure. Electromagnetic Theory

Division of Subjects into Various Topics

Digital Integrated Circuits A Design Perspective

Sample Test Paper - I

Semiconductor memories

UNIVERSITY OF JAMMU, JAMMU COURSE SCHEME B.E. 3 RD SEMESTER ELECTRICAL ENGINEERING FOR EXAMINATION TO BE HELD FOR THE BATCH 2014 AND ONWARDS

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards

Circuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR-

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.


Teaching plan. Name of teacher: Hiyang Ramo Chothe. Paper : Network Analysis and Analog Electronics

Exercise The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.

VLSI. Faculty. Srikanth

Syllabus for B.Tech(Electrical & Electronics Engineering) Second Year

Chapter 7. Sequential Circuits Registers, Counters, RAM

ELECTROMAGNETISM. Second Edition. I. S. Grant W. R. Phillips. John Wiley & Sons. Department of Physics University of Manchester

GATE 2007 Electronics and Communication Engineering

fiziks Institute for NET/JRF, GATE, IIT-JAM, JEST, TIFR and GRE in PHYSICAL SCIENCES

Index. Index. More information. in this web service Cambridge University Press

E2.2 Analogue Electronics

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Semiconductor Memories

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

BTE SEMESTER SYSTEM EXAM. - DECEMBER JHUNJHUNWALA P G COLLEGE FACULTY OF ENGINEERING AND TECHNOLOGY,HANSAPUR,DWARIKAPURI DHABA,SEMAR,FAI

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company

ELECTRONICS IA 2017 SCHEME

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Multanimal Modi College - Modinagar

ALLOTMENT OF SSB DATES TO CANDIDATES WHO COULD NOT REGISTER ON : CANDIDATES WITH ARMY AS THEIR FIRST CHOICE

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

(Boolean Algebra, combinational circuits) (Binary Codes and -arithmetics)

Electronic Devices & Circuits

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max.

6.012 Electronic Devices and Circuits

per chip (approx) 1 SSI (Small Scale Integration) Up to 99

GATE 2010 Electronics and Communication Engineering

Linear Algebra: Matrix algebra, Systems of linear equations, Eigen values and eigenvectors.

Contents. PART I METHODS AND CONCEPTS 2. Transfer Function Approach Frequency Domain Representations... 42

Syllabus as per AICTE Model Curriculum

Engineering Electromagnetics

I PUC ELECTRONICS MODEL QUESTION PAPER -1 ( For new syllabus 2013)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)


Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III

EE141Microelettronica. CMOS Logic

1. Assistant Professor (Electronics and Communication Engineering) Delhi Technological University, Delhi from July 2010 to continue..

Lecture 25. Semiconductor Memories. Issues in Memory

SESSION - 1. Auhippo.com

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

1 P a g e.

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

UNIT I ELECTROSTATIC FIELDS

Chapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory

Transcription:

Criteria adopted for shortlisting PhD applications (Regular, Part-time, Direct and ERP) Area of Research: Microelectronics and VLSI Design Regular PhD Criteria: 1. As per advertisement 2. 1 st preference for PhD specialization as Microelectronics/VLSI or equivalent In the case of B.Tech. degree only: 3. As per advertisement 4. Valid GATE score for candidate other than IITs 5. 1 st preference for PhD specialization as Microelectronics/VLSI or equivalent ERP Criteria: 1. Minimum 2 years of work experience 2. As per advertisement Part-time PhD Criteria: 1. Minimum 2 years of work experience 2. As per advertisement Direct-PhD Criteria: 1. As per advertisement 2. Valid GATE score for candidate other than IITs Mode of examination = Written test AND/OR Personal interview (Syllabus for written examination given in ANNEXUREV) Date of examination = 17 May 2018 (reserved day : 18 May 2018)

List of Regular PhD candidates: for area of research Microelectronics and VLSI Design Serial SID Full name 1 12993 NILADRI GHOSH 2 13003 Saurabh Shukla 3 13004 Ravi Trivedi 4 13005 nithinraphal 5 13026 PRATAP KUMAR DAKUA 6 13048 GOWTHAM NEMANI 7 13075 ravinder 8 13098 RAHUL GANGWAR 9 13107 THOOL ASMITA SANJAYRAO 10 13168 NAMRATA MENDIRATTA 11 13214 ABHISHEK KUMAR MALVIYA 12 13241 ALISHA 13 13253 INDRAJIT SIL 14 13265 Manish kumar 15 13297 SANDEEP THAKUR 16 13309 AMIT SRAVAN BORA 17 13332 BHUKYA SHANKAR 18 13403 ANKUR SONI ARYA 19 13456 Mukeshkumar 20 13470 ARADHANA UNIYAL 21 13533 BHAWNA kankane 22 13589 RICHA PARIHAR 23 13608 LOKESH SINGH PANWAR 24 13612 DEVENDRA MOHAN 25 13623 TULIKA BAJPAI 26 13825 MOHIT YADAV 27 13845 KASHIF NAZEER 28 13850 AnkitaPorwal 29 14016 Surbhi 30 14025 PALLABEE BISWAS 31 14132 Jyoti Rani 32 14186 yaminiverma 33 14274 AZAAD KUMAR BAHADUR 34 14357 SHANBHAG AJAY GOVINDRAY 35 14359 CHILAKA JAYARAM 36 14376 Mani Shankar Yadav 37 14566 AartiRathi 38 14570 AkhileshRawat 39 14571 KM KAVITA VISHWAKARMA 40 14663 Nitin Gupta 41 14688 ABHISHEK MISHRA 42 14704 PRIYA KAUSHAL 43 14746 ANSHIKA SRIVASTAVA 44 14842 SHIVANGI SHRINGI 45 15055 ANKAJ 46 15110 DEEPAK KUMAR 47 15194 DIWAKAR PRASAD TIWARI 48 15222 Abhishek Kumar Chaudhary

49 15257 SNEHAL SUKHADEO WASNIK 50 15315 MANDEEP SINGH 51 15429 TWINKLE 52 15437 KHOIROM JOHNSON SINGH 53 15463 SEEMA 54 15494 laxmi 55 15763 AJAY KUMAR 56 15845 ABHISHEK KUMAR SAXENA 57 15918 SHARU BANSAL 58 15993 Venkata Rao Tirumalasetty 59 16181 NARESH BAHADURSHA 60 16246 DIBYADRASTA SAHOO 61 16294 RAVI 62 16296 TARIQUE HASSAN 63 16334 INSHA AMIN 64 16348 Navneet Kaur Brar 65 16442 MANISHA 66 16495 PharyanshuKachhawa 67 16602 SHELJA 68 16613 MONIKA 69 16646 NAYANEE SINGH 70 16649 SUNIL KUMAR 71 16718 SAKSHI SAINI 72 16779 KOKKILIGADDA KEERTHI SAGAR 73 16860 Syamuel John Jupilli 74 16878 PREM DEEP VERMA 75 16911 SANDEEP SINGH 76 16912 JYOTI YADAV 77 16976 rahulsingh 78 16977 NAMITA 79 17039 bhavanasingh 80 17071 KAVINDRA KUMAR KAVI 81 17081 DEEPMALA GAUTAM 82 17111 SONIA 83 17117 Nirbhay Kumar Chaturvedi 84 17185 NEHA KUMARI 85 17279 HAROON YOUSUF MIR 86 17282 MD. NAJRUL ISLAM 87 17299 varunpratapsingh 88 17351 Ankit Sirohi 89 17436 SATYENDRA KUMAR 90 17503 NEHA MISHRA 91 17593 ABHISHEK SHRIVASTAV 92 17657 ANAMIKA BARMAN 93 17753 ABHISHEK SHRIVASTAVA 94 17846 AshvinikumarPruthvirajDongre 95 17862 Chetan 96 17883 Ganesh Chandra Sahu 97 17886 RAVISH KUMAR

List of Part-time PhD candidate: for area of research Microelectronics and VLSI Design Serial SID Full name no. 1 13648 KISHORE AJAY KUMAR AYYALA 2 14532 VINAY HARDAS KESWANI 3 15456 SELA TARUN PRASAD 4 16275 Narayana Eluri 5 16625 SUNIL KUMAR 6 16959 INDERJIT SINGH List of Direct PhD candidate: for area of research Microelectronics and VLSI Design Sr. no SID Name 1 17113 AKSHAY RAJ 2 13975 Ajit Pal Singh Jassal Note: # Any applicant who satisfies the above mentioned criteria, but his/her name is not in the list can also appear for written and/or personal interview on mentioned dates. Provided he/she has already applied with in due date. ANNEXURE V Syllabus of PhD written examination: for area of research Microelectronics and VLSI Design Section 1: Networks, Signals and Systems Network solution methods: nodal and mesh analysis; Network theorems: superposition, Thevenin and Norton s, maximum power transfer; Wye Delta transformation; Steady state sinusoidal analysis using phasors; Time domain analysis of simple linear circuits; Solution of network equations using Laplace transform; Frequency domain analysis of RLC circuits; Linear 2 port network parameters: driving point and transfer functions; State equations for networks. Continuous-time signals: Fourier series and Fourier transform representations, sampling theorem and applications; Discrete-time signals: discrete-time Fourier transform (DTFT), DFT, FFT, Z-transform, interpolation of discrete-time signals; LTI systems: definition and properties, causality, stability, impulse response, convolution, poles and zeros, parallel and cascade structure, frequency response, group delay, phase delay, digital filter design techniques. Section 2: Electronic Devices

Energy bands in intrinsic and extrinsic silicon; Carrier transport: diffusion current, drift current, mobility and resistivity; Generation and recombination of carriers; Poisson and continuity equations; P- N junction, Zener diode, BJT, MOS capacitor, MOSFET, LED, photo diode and solar cell; Integrated circuit fabrication process: oxidation, diffusion, ion implantation, photolithography and twin-tub CMOS process. Section 3: Analog Circuits Small signal equivalent circuits of diodes, BJTs and MOSFETs; Simple diode circuits: clipping, clamping and rectifiers; Single-stage BJT and MOSFET amplifiers: biasing, bias stability, midfrequency small signal analysis and frequency response; BJT and MOSFET amplifiers: multi-stage, differential, feedback, power and operational; Simple op-amp circuits; Active filters; Sinusoidal oscillators: criterion for oscillation, single-transistor and op- amp configurations; Function generators, wave-shaping circuits and 555 timers; Voltage reference circuits; Power supplies: ripple removal and regulation. Section 4: Digital Circuits Number systems; Combinatorial circuits: Boolean algebra, minimization of functions using Boolean identities and Karnaugh map, logic gates and their static CMOS implementations, arithmetic circuits, code converters, multiplexers, decoders and PLAs; Sequential circuits: latches and flip flops, counters, shift registers and finite state machines; Data converters: sample and hold circuits, ADCs and DACs; Semiconductor memories: ROM, SRAM, DRAM; 8-bit microprocessor (8085): architecture, programming, memory and I/O interfacing. Section 5: Control Systems Basic control system components; Feedback principle; Transfer function; Block diagram representation; Signal flow graph; Transient and steady-state analysis of LTI systems; Frequency response; Routh-Hurwitz and Nyquist stability criteria; Bode and root-locus plots; Lag, lead and laglead compensation; State variable model and solution of state equation of LTI systems. Section 6: Electromagnetics Elements of vector calculus: divergence and curl; Gauss' and Stokes' theorems, Maxwell's equations: differential and integral forms. Wave equation, Poynting vector. Plane waves: propagation through various media; reflection and refraction; phase and group velocity; skin depth. Transmission lines: characteristic impedance; impedance transformation; Smith chart; impedance matching; S parameters, pulse excitation.waveguides: modes in rectangular waveguides; boundary conditions; cut-off frequencies; dispersion relations. Basics of propagation in dielectric waveguide and optical fibers. Basics of Antennas: Dipole antennas; radiation pattern; antenna gain.