LT1, LT1, LT1 JFET Switching Transistors NChannel Features PbFree Packages are Available MAXIMUM RATINGS Rating Symbol Value Unit DrainSource Voltage V DS Vdc DrainGate Voltage V DG Vdc GateSource Voltage V GS Vdc Forward Gate Current I G(f) madc THERMAL CHARACTERISTICS Characteristic Symbol Max Unit Total Device Dissipation FR5 Board (Note 1) T A = 25 C Derate above 25 C P D 225 1.8 mw mw/ C Thermal Resistance, JunctiontoAmbient R JA 556 C/W Junction and Storage Temperature Range T J, T stg 55 to +1 C Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. FR5 =.75.62 in. GATE SOT2 CASE 18 STYLE 2 SOURCE 1 DRAIN MARKING DIAGRAM 1 1 2 6x M 6x M = Specific Device Code = Date Code* = PbFree Package (Note: Microdot may be in either location) *Date Code orientation and/or overbar may vary depending upon manufacturing location. DEVICE MARKING INFORMATION See general marking information in the device marking section on page 2 of this data sheet. ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. Preferred devices are recommended choices for future use and best overall value. Semiconductor Components Industries, LLC, 6 January, 6 Rev. 5 1 Publication Order Number: LT1/D
LT1, LT1, LT1 ELECTRICAL CHARACTERISTICS (T A = 25 C unless otherwise noted) Characteristic Symbol Min Max Unit OFF CHARACTERISTICS GateSource Breakdown Voltage (I G = Adc, V DS = ) V (BR)GSS Vdc Gate Reverse Current (V GS = 15 Vdc, V DS =, T A = 25 C) (V GS = 15 Vdc, V DS =, T A = C) GateSource Cutoff Voltage (V DS = 15 Vdc, I D = nadc) LT1 LT1 LT1 OffState Drain Current (V DS = 15 Vdc, V GS = 12 Vdc) (V DS = 15 Vdc, V GS = 12 Vdc, T A = C) ON CHARACTERISTICS ZeroGateVoltage Drain Current (V DS = 15 Vdc, V GS = ) LT1 LT1 LT1 DrainSource OnVoltage (I D = 12 madc, V GS = ) LT1 (I D = 6. madc, V GS = ) LT1 (I D =. madc, V GS = ) LT1 Static DrainSource OnResistance (I D = madc, V GS = ) LT1 LT1 LT1 SMALLSIGNAL CHARACTERISTICS Input Capacitance (V DS = 15 Vdc, V GS =, f = MHz) I GSS V GS(off) 4..5 I D(off) I DSS 25 V DS(on) r DS(on).. 1 75 6 nadc Adc Vdc nadc Adc madc Vdc C iss 14 pf Reverse Transfer Capacitance (V DS =, V GS = 12 Vdc, f = MHz) C rss.5 pf ORDERING INFORMATION Device Marking Package Shipping LT1 6J SOT2 LT1G 6J SOT2 (PbFree) LT1 6K SOT2 LT1G 6K SOT2 (PbFree) / Tape & Reel LT1 6G SOT2 LT1G 6G SOT2 (PbFree) For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD811/D. 2
t f t t LT1, LT1, LT1 TYPICAL CHARACTERISTICS, TURNON DELAY TIME (ns) d(on).5.7. 7. I D, DRAIN CURRENT (ma) Figure 1. TurnOn Delay Time = V, RISE TIME (ns) r.5.7. 7. I D, DRAIN CURRENT (ma) Figure 2. Rise Time = V t d(off), TURNOFF DELAY TIME (ns).5.7. 7. I D, DRAIN CURRENT (ma) Figure. TurnOff Delay Time = V, FALL TIME (ns).5.7. 7. I D, DRAIN CURRENT (ma) Figure 4. Fall Time = V
LT1, LT1, LT1 R GEN V GEN INPUT PULSE t r.25 ns t f.5 ns PULSE WIDTH = s DUTY CYCLE % SET V DS(off) = V INPUT R K R GG R GG > R K V GG V DD R D R D = R D (R T + ) R D + R T + R T Figure 5. Switching Time Test Circuit OUTPUT NOTE 1 The switching characteristics shown above were measured using a test circuit similar to Figure 5. At the beginning of the switching interval, the gate voltage is at Gate Supply Voltage (V GG ). The DrainSource Voltage (V DS ) is slightly lower than Drain Supply Voltage (V DD ) due to the voltage divider. Thus Reverse Transfer Capacitance (C rss ) of GateDrain Capacitance (C gd ) is charged to V GG + V DS. During the turnon interval, GateSource Capacitance (C gs ) discharges through the series combination of R Gen and R K. C gd must discharge to V DS(on) through R G and R K in series with the parallel combination of effective load impedance (R D ) and DrainSource Resistance (r DS ). During the turnoff, this charge flow is reversed. Predicting turnon time is somewhat difficult as the channel resistance r DS is a function of the gatesource voltage. While C gs discharges, V GS approaches zero and r DS decreases. Since C gd discharges through r DS, turnon time is nonlinear. During turnoff, the situation is reversed with r DS increasing as C gd charges. The above switching curves show two impedance conditions; 1) R K is equal to R D which simulates the switching behavior of cascaded stages where the driving source impedance is normally the load impedance of the previous stage, and 2) (low impedance) the driving source impedance is that of the generator., FORWARD TRANSFER ADMITTANCE (mmhos) V fs r DS(on), DRAINSOURCE ONSTATE RESISTANCE (OHMS) 7. V DS = 15 V. (C ds is negligible. 1.5.5.7. 7...5.1..5. I D, DRAIN CURRENT (ma) V R, REVERSE VOLTAGE (VOLTS) Figure 6. Typical Forward Transfer Admittance 16 1 8 4 I DSS = ma 25 ma ma 75 ma ma 125 ma C, CAPACITANCE (pf), DRAINSOURCE ONSTATE RESISTANCE (NORMALIZED) DS(on) 15 7. C gs Figure 7. Typical Capacitance. 4. 6. 7. 8. 7 4 8 1 14 17 V GS, GATESOURCE VOLTAGE (VOLTS) T channel, CHANNEL TEMPERATURE ( C) r 1.8 1.6 1.4 1.2.8.6 I D = ma V GS = C gd Figure 8. Effect of GateSource Voltage on DrainSource Resistance Figure 9. Effect of Temperature on DrainSource OnState Resistance 4
LT1, LT1, LT1 r DS(on), DRAINSOURCE ONSTATE RESISTANCE (OHMS) 9 9. 8 8. 7 r DS(on) @ V GS = 7. 6 6. V GS(off) 4 4.. 4 6 7 8 9 1 1 1 14 1 I DSS, ZEROGATE VOLTAGE DRAIN CURRENT (ma) Figure. Effect of I DSS on DrainSource Resistance and GateSource Voltage V GS, GATESOURCE VOLTAGE (VOLTS) NOTE 2 The ZeroGateVoltage Drain Current (I DSS ) is the principle determinant of other JFET characteristics. Figure shows the relationship of GateSource Off Voltage (V GS(off) ) and DrainSource On Resistance (r DS(on) ) to I DSS. Most of the devices will be within ±% of the values shown in Figure. This data will be useful in predicting the characteristic variations for a given part number. For example: Unknown r DS(on) and V GS range for an The electrical characteristics table indicates that an has an I DSS range of 25 to 75 ma. Figure shows r DS(on) = 52 for I DSS = 25 ma and for I DSS = 75 ma. The corresponding V GS values are 2.2 V and 4.8 V. 5
LT1, LT1, LT1 PACKAGE DIMENSIONS SOT2 (TO26) CASE 188 ISSUE AN A E A1 D 1 2 e b HE SEE VIEW C L L1 VIEW C c.25 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. 181 THRU 7 AND 9 OBSOLETE, NEW STANDARD 188. MILLIMETERS INCHES DIM MIN NOM MAX MIN NOM MAX A.89 1.11.5.4.44 A1.1.6..1.2.4 b.7 4..15.18. c.9.1.18..5.7 D 2.8 2.9.4.1.114.1 E 1. 1. 1.4.47.51.55 e 1.78 1.9 4.7.75.81 L....4.8.12 L1.5.54.69.14.21.29 HE 2. 2.4 2.64.8.94 STYLE : PIN 1. DRAIN 2. SOURCE. GATE.95.7 SOLDERING FOOTPRINT*.95.7.79.9.5.8.1 SCALE :1 mm inches *For additional information on our PbFree strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 6112, Phoenix, Arizona 882112 USA Phone: 4882977 or 84486 Toll Free USA/Canada Fax: 48829779 or 844867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 82829855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 291 Kamimeguro, Meguroku, Tokyo, Japan 151 Phone: 815778 6 ON Semiconductor Website: Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative. LT1/D