CLASS 12&13 JFET PARAMETERS AND BIASING

Similar documents
Lecture 11: J-FET and MOSFET

Chapter 6: Field-Effect Transistors

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Biasing the CE Amplifier

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

Monolithic N-Channel JFET Dual

Chapter7. FET Biasing

2N5545/46/47/JANTX/JANTXV

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

FET Small-Signal Analysis

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Chapter 13 Small-Signal Modeling and Linear Amplification

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

J/SST111 Series. N-Channel JFETs. Vishay Siliconix J111 SST111 J112 SST112 J113 SST113

Circle the one best answer for each question. Five points per question.

Lecture 7: Transistors and Amplifiers

Monolithic N-Channel JFET Dual

Chapter 4 Field-Effect Transistors

DATA SHEET. PMBFJ308; PMBFJ309; PMBFJ310 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

Monolithic N-Channel JFET Duals

EE40 Lec 20. MOS Circuits

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Monolithic N-Channel JFET Dual

Matched N-Channel JFET Pairs

ELECTRONICS IA 2017 SCHEME

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

Monolithic N-Channel JFET Dual

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Monolithic N-Channel JFET Dual

Matched N-Channel JFET Pairs

At point G V = = = = = = RB B B. IN RB f

Homework Assignment 08

ECE315 / ECE515 Lecture 11 Date:

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Metal-Oxide-Semiconductor Field Effect Transistor

Current mechanisms Exam January 27, 2012

6.012 Electronic Devices and Circuits

Operational Amplifiers

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 7 DC BIASING FETS (CONT D)

Forward-Active Terminal Currents

Homework Assignment 09

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

BF545A; BF545B; BF545C

JFET Homework. Nov. 4, 2007, rev. Nov. 12, 2015

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Tunnel Diodes (Esaki Diode)

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

6.012 Electronic Devices and Circuits Spring 2005

DATA SHEET. BF246A; BF246B; BF246C; BF247A; BF247B; BF247C N-channel silicon junction field-effect transistors DISCRETE SEMICONDUCTORS

Bipolar Junction Transistor (BJT) - Introduction

DISCRETE SEMICONDUCTORS DATA SHEET. BLF245 VHF power MOS transistor

à FIELD EFFECT TRANSISTORS

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

AO3411 P-Channel Enhancement Mode Field Effect Transistor

AO4620 Complementary Enhancement Mode Field Effect Transistor

TrenchT2 TM Power MOSFET

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

ESE319 Introduction to Microelectronics. Output Stages

Transistor amplifiers: Biasing and Small Signal Model

MOS Transistor Theory

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

2N4856JAN/JANTX/JANTXV Series. N-Channel JFETs. Vishay Siliconix

Figure 1: MOSFET symbols.

2SJ280(L), 2SJ280(S)

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Lecture 37: Frequency response. Context

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1.

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

IXTH30N60L2 IXTQ30N60L2 IXTT30N60L2

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

Chapter 10 Instructor Notes

AOP606 Complementary Enhancement Mode Field Effect Transistor

TrenchT2 TM Power MOSFET

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

CHAPTER.4: Transistor at low frequencies

AO7401 P-Channel Enhancement Mode Field Effect Transistor

AO V Dual P + N-Channel MOSFET

EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation

N-Channel Depletion-Mode DMOS FET

AON4605 Complementary Enhancement Mode Field Effect Transistor

Series & Parallel Resistors 3/17/2015 1

CE/CS Amplifier Response at High Frequencies

CHAPTER 7 - CD COMPANION

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (π MOSIII) 2SK2610

TPC8116-H TPC8116-H. High Efficiency DC/DC Converter Applications Notebook PC Applications Portable Equipment Applications CCFL Inverter Applications

SIPMOS Small-Signal Transistor BSP 149

2SJ182(L), 2SJ182(S)

AOT404 N-Channel Enhancement Mode Field Effect Transistor

The RC Time Constant

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

AP PHYSICS C: ELECTRICITY AND MAGNETISM 2015 SCORING GUIDELINES

IXTK5N250 IXTX5N250 = 2500V = 5A < 8.8Ω. High Voltage Power MOSFET w/ Extended FBSOA. Advance Technical Information. R DS(on)

Transcription:

CLASS 12&13 JFET PARAMETERS AN BIASING

The family of drain characteristic curves shows that when GS becomes more negative, Sp (or S(sat) )andi S become smaller. I is dependent on the width of the channel. The width of the channel is dependent on the depletion region. The depletion region is dependent on the GS. Hence, GS is controlling the value of I.Thisisthereason why the JFET is known as a voltage controlled device. Pinched-off occurs when S = S(sat). I I SS I S(-1) I S(-2) I S(-3) I S(-4) GS =0-1 -2-3 -4 p Sp(-4) Sp(-1) Sp(-3) Sp(-2) S GS(off) NORLAILI MOH NOH 2010/2011 2

uring pinch-off: GS + R R S(sat) I S = = A p'( GS ) Ap'( GS ) p When GS becomes more negative, S(sat) reduces and R A p'( GS ) increases. R A p '( increases as the GS ) depletion region increases. Hence, I S decreases. GG NORLAILI MOH NOH 2010/2011 3

TRANSFER CHARACTERISTIC I = I SS when GS =0 and I = 0 when GS = GS(off) =- p. I SS and GS(off) are the JFET parameters which are available in the JFET data sheet. Another important JFET parameter is the forward transconductance, g m. I I SS g m = ΔI / Δ GS at a fixed S and the S has to be in the saturation/fixedcurrent/pinch-off region. - GS(off) 0 GS I I SS ΔI - GS(off) GS 0 Δ GS NORLAILI MOH NOH 2010/2011 4

g m at GS = 0 is known as g m0. GS g m = g m0 1 GS ( off ) g m0 = 2I SS GS ( off ) Y fs In the data sheet g m0 is represented by. Important parameters of the JFET 1. R IN I GSS GG G p n- channel Besides GS(off), I SS and g m0, another parameter of the JFET is R IN. R GS IN = I S GSS p NORLAILI MOH NOH 2010/2011 5

I GSS is the G-S current when the -S is short circuited. I GSS is given in the data sheet. Since I GSS is from the flow of minority carriers, I GSS increases with the increment of temperature, T, at a fixed GS. I GSS isthe G reverse current at a known GS. As I GSS increases with T, R IN will be reduced as R GS. IN = I GSS IGSS The value of I GSS is very small making the value of R IN to be very large. GG Hence, the input impedance, Z i, is very large. G p n- channel p S NORLAILI MOH NOH 2010/2011 6

2. r d The next parameter of the JFET is the drain resistor, r d. r d is the ac resistance between and S when the JFET is operating in the saturation region. r d istheinverseoftheslope of the drain characteristic in the saturation region. r d is also the output tresistance. it r d = ΔΔ I S GS fixed 1 Y os = r d Y os is the output admittance. Y os is provided in the data sheet. When r d increases, Y os decreases. Y os is typically in the range of 10 to 50 μmho (or μs). ) Therefore, r d is in the range of 20 to 100 kω. NORLAILI MOH NOH 2010/2011 7

The GS from0to GS(off) controls the drain current that flows when the device is in its saturation/pinch-off region. When the JFET is biased in its saturation/pinched-off region, the equation that relates the drain current, I,with GS is represented by the following: I =I SS 1- GS GS(off) 2 This equation contributes to why the JFET is known as square law device. I h l p-channel n-channel I SS I I SS 0 0 GS(OFF) GS(OFF) GS GS NORLAILI MOH NOH 2010/2011 8

The transfer function can be obtained/drawn from the drain characteristic as shown in the diagram below. The drain current can be calculated by using I =I SS 1-2 GS GS(off) provided GS(off) and I SS are known. I (ma) ISS =12 GS =0-1 - GS () -4-3 -2-1 GS(off) p S () -2-3 -4 GS(off) NORLAILI MOH NOH 2010/2011 9

JFET BIASING 4 types of biasing circuit will be studied in this course: (i). Fixed biasingi (ii).self biasing (iii).mid-point biasing (iv).oltage division biasing Load line and Q-point for JFET I I SS I Q S(sat) Load line (determined from circuit) = p SQ GS =0-1 S -2-3 -4 ( GSQ ) GS(off) A load line connects 2 points on the drain characteristic. One point is on the I axis and the other is on the S axis. For a known GS, the intercept point between the load line and the drain curve can determine the operating/quiescent (Q) point and consequently, the I Q and SQ. NORLAILI MOH NOH 2010/2011 10

1. Fixed biasing To determine the Q-point (I Q and SQ ), the relationship between the I and S needs to be known. Looking at the output loop p( (Loop 1 - drain GG characteristic): - +IR + S = 0 I - S 1 = =- S + R R R RG G R I S I S Loop 1 This expression is in the form of y = mx + c. Slope is - 1 and c =. R R NORLAILI MOH NOH 2010/2011 11

- +IR + S = 0 I = - =- 1 + S S R R R Slope is -1/R and c = /R.AtI =0, S =. Hence, the load line intersects the I axis at /R and the S axis at.once GSQ is known, I Q and SQ can be determined. R I I SS Load line with a slope of -1/R GS =0 I Q Q-point GS1 GSQ GS2 GS3 p SQ S GS(off) NORLAILI MOH NOH 2010/2011 12

2. Self-biasing In order to operate in the saturation region (hence, as an amplifier), G- S of the JFET needs to be reverse biased. To obtain this condition, the GS has to be negative for the n-channel JFET and positive for the p- channel JFET. The following topologies will enable the mentioned condition to be achieved without the need of an external voltage to be connected to the G. ue to this capability, this topology is called selfbiasing circuit. NORLAILI MOH NOH 2010/2011 13

In an n-channel JFET self-biasing cct: - + I R + S + I R S = 0. I R + S + I R S =. S = I R S is positive. Since I G 0, then RG 0. Hence, G =0. Since G =0and S is positive, GS = G - S = negative. So, the n-channel is properly biased as an amplifier. GS = - S = - I R S. R S = S / I. NORLAILI MOH NOH 2010/2011 14

In a p-channel JFET self-biasing cct: I R S + S + I R - = 0. I R S + S + I R =. S = - I R S. S is negative. Since I G 0, then RG 0. Hence, G =0. Since G = 0 and d S is negative, GS = G - S = positive. So, the p-channel is properly biased as an amplifier. GS = - S = I R S. R S = GS / I. For both n- and p-channel JFETs, R S = GS / I. NORLAILI MOH NOH 2010/2011 15

In the JFET, majority carriers are moving from S to. In the n-channel JFET, is positive to attract the electrons to move from S to. Conventional current flow is opposite to the flow of electron. Hence, the direction of current is from to S. In the p-channel JFET, is negative to attract the holes to move from S to. Conventional current flow is the same as the flow of holes. Hence, the direction of current is from S to. NORLAILI MOH NOH 2010/2011 16

etermining the operational point of the self-biasing JFET 2 ways: 1. graphical method, i.e. from the transfer and drain characteristic 2. from calculation, i.e. using: I =I SS 1- GS GS(off) 2 or using KL Example 1 etermine the R S that is needed to self bias an n-channel JFET that has the transfer characteristic curve as shown at GS = -5. GS Solution From the graph, at GS = -5, I =6.25mA. R S = GS / I = 5 / 6.25 m = 800 Ω S GS NORLAILI MOH NOH 2010/2011 17

Example 2 etermine S and GS. Given I = 5 ma. S GS Solution: R =1kΩ G = 0 (criteria of the self-biased circuit). 1k S = I R S = 5m x 500 = 2.5 GS = - S GS = -2.5 = I R + S + I R S R = I R = 5m x 1k = 5 RS = I R S = S = 2.5 S = 10 5 2.5 = 2.5 R G I S I R S =500 Ω NORLAILI MOH NOH 2010/2011 18

3. Mid-point biasing The JFET is typically y biased near the mid-point of the drain characteristic curve to achieve maximum signal swing at the input. The purpose is to obtain maximum undistorted ouput signal. Steps to obtain the Q-point 1. Mid-point biasing enables maximum drain current swing between I SS and 0. I Q =I SS /2. 2. From 2 I GSQ Q =ISS 1- GS(off) and when I Q =I SS /2, GSQ = GS(off) /3.4 3. To set the drain voltage at mid- point, Q = /2 I I SS I Q p SQ GS =0-1 GSQ -3-4 S 4. Choose large R G to prevent loading effect. R G =1MΩ NORLAILI MOH NOH 2010/2011 19

Example 3 etermine the resistors to be implemented in the following circuit for mid-point biasing. The parameters for the JFET are: I SS =15mAand GS(off) =-8. Solution I ISS Q = =7.5 ma 2 GS(off) GSQ = = -8 =-2.35 3.4 3.4 = = 12 =6 Q 2 2 R G = 1MΩ GSQ = - S SQ = 2.35 = I Q R S R S = SQ / I Q = 2.35 /7.5 m = 313 Ω R =( - Q )/ I Q = (12 6) /7.5 m = 800 Ω RG R I S I R S NORLAILI MOH NOH 2010/2011 20