MC74VHCT157A. Quad 2 Channel Multiplexer

Similar documents
NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

NL17SH02. Single 2-Input NOR Gate

74HC00. Quad 2-Input NAND Gate. High-Performance Silicon-Gate CMOS

74HC32. Quad 2 Input OR Gate. High Performance Silicon Gate CMOS

MC74VHC00. Quad 2-Input NAND Gate

MC74VHCT86A/D. Quad 2-Input XOR Gate / CMOS Logic Level Shifter with LSTTL Compatible Inputs

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

NL17SV16. Ultra-Low Voltage Buffer

NL17SZ08. Single 2-Input AND Gate

NL37WZ07. Triple Buffer with Open Drain Outputs

NL27WZ14. Dual Schmitt Trigger Inverter

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

NL27WZ00. Dual 2 Input NAND Gate L1 D

MC74VHC1GT08 2-Input AND Gate/CMOS Logic Level Shifter

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

MC74VHC157. Quad 2-Channel Multiplexer

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

MC74VHC08. Quad 2-Input AND Gate

NL27WZ00. Dual 2-Input NAND Gate. The NL27WZ00 is a high performance dual 2 input NAND Gate operating from a 1.65 V to 5.5 V supply.

MC74VHCT00A. Quad 2-Input NAND Gate

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

NL27WZU04. Dual Unbuffered Inverter

MC74VHC14. Hex Schmitt Inverter

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

MC74HC86A. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

NL17SZ125. Non-Inverting 3-State Buffer. The NL17SZ125 is a high performance non inverting buffer operating from a 1.65 V to 5.5 V supply.

MC74LVX00. Quad 2-Input NAND Gate. With 5 V Tolerant Inputs

NE522 High Speed Dual Differential Comparator/Sense Amp

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

74VHC08 Quad 2-Input AND Gate

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NL27WZ14. Dual Schmitt-Trigger Inverter

NLSV2T Bit Dual-Supply Inverting Level Translator

MC74LCX157. Low-Voltage CMOS Quad 2-Input Multiplexer. With 5 V Tolerant Inputs (Non Inverting)

MUR405, MUR410, MUR415, MUR420, MUR440, MUR460

MC74VHCT244A. Octal Bus Buffer/Line Driver with 3-State Outputs

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

MC74VHC1GT50 Noninverting Buffer / CMOS Logic Level Shifter

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

MC10H606, MC100H606. Registered Hex TTL to PECL Translator

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

MC74HCT259A. 8-Bit Addressable Latch 1-of-8 Decoder with LSTTL Inputs. High Performance Silicon Gate CMOS

V N (8) V N (7) V N (6) GND (5)

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

74FST Bit Bus Switch

NL17SZ74. Single D Flip Flop

MMBF4391LT1, MMBF4392LT1, MMBF4393LT1. JFET Switching Transistors. N Channel. Pb Free Packages are Available.

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

SN74LS74AMEL LOW POWER SCHOTTKY

MC74LVX157. Quad 2-Channel Multiplexer. With 5 V Tolerant Inputs

NLU1G00 Single 2-Input NAND Gate The NLU1G00 MiniGate is an advanced high speed CMOS 2 input NAND gate in ultra small footprint. The NLU1G00 input and

MC74VHC1G08. Single 2-Input AND Gate

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

MC74AC00, MC74ACT00. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

with LSTTL Compatible Inputs

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MC74VHC00. Quad 2-Input NAND Gate

BC546B, BC547A, B, C, BC548B, C. Amplifier Transistors. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

MARKING DIAGRAMS ORDERING INFORMATION Figure 1. Pin Assignment VHCT139A AWLYYWW SOIC 16 D SUFFIX CASE 751B VHCT139A AWLYWW

NTF Power MOSFET 3.0 Amps, 60 Volts. N Channel SOT A, 60 V R DS(on) = 110 m

SN74LS157MEL LOW POWER SCHOTTKY

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

NTD30N02T4G. Power MOSFET 30 Amps, 24 Volts. N Channel DPAK. 30 AMPERES 24 VOLTS R DS(on) = 11.2 m (Typ.)

BC556B, BC557A, B, C, BC558B, C. Amplifier Transistors. PNP Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

onlinecomponents.com

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

BC337, BC337-25, BC Amplifier Transistors. NPN Silicon. These are Pb Free Devices. Features MAXIMUM RATINGS

2N5550, 2N5551. NPN Silicon. Pb Free Packages are Available* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MC74VHCT125A. Quad Bus Buffer. with 3 State Control Inputs

MC74VHCT373A. Octal D-Type Latch with 3-State Output

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

MC74VHC1G125. Noninverting 3 State Buffer

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

BC846ALT1 Series. General Purpose Transistors. NPN Silicon

74AC00, 74ACT00 Quad 2-Input NAND Gate

2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

BC846, BC847, BC848 Series. General Purpose Transistors. NPN Silicon

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

NTF3055L175. Power MOSFET 2.0 A, 60 V, Logic Level. N Channel SOT AMPERES, 60 VOLTS R DS(on) = 175 m

NTF6P02T3. Power MOSFET -6.0 Amps, -20 Volts. P-Channel SOT AMPERES -20 VOLTS R DS(on) = 44 m (Typ.)

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

BC856ALT1 Series. General Purpose Transistors. PNP Silicon. Pb Free Packages are Available. Features.

Transcription:

MTA Quad hannel Multiplexer The MTA is an advanced high speed MO quad channel multiplexer fabricated with silicon gate MO technology. It achieves high speed operation similar to equivalent Bipolar chottky TT while maintaining MO low power dissipation. It consists of four input digital multiplexers with common select () and enable (E) inputs. When E is held igh, selection of data is inhibited and all the outputs go ow. The select decoding determines whether the A or B inputs get routed to the corresponding Y outputs. The T inputs are compatible with TT levels. This device can be used as a level converter for interfacing. to.0 because it has full.0 MO level output swings. The TA input structures provide protection when voltages between 0 and. are applied, regardless of the supply voltage. The output structures also provide protection when = 0. These input and output structures help prevent device destruction caused by supply voltage input/output voltage mismatch, battery backup, hot insertion, etc. The inputs tolerate voltages up to.0, allowing the interface of.0 systems to.0 systems. Features igh peed: t PD =. ns (Typ) at =.0 ow Power Dissipation: I = A (Max) at T A = TT ompatible Inputs: I = 0.8 ; I =.0 Power Down Protection Provided on Inputs and Outputs Balanced Propagation Delays Designed for.0 to. Operating Range ow oise: OP = 0.8 (Max) Pin and Function ompatible with Other tandard ogic Families atchup Performance Exceeds 00 ma ED Performance: uman Body Model > 000 ; Machine Model > 00 hip omplexity: 8 FETs or 0 Equivalent Gates Pb Free Packages are Available* OI D FFIX AE B TOP DT FFIX AE 98F OEIAJ M FFIX AE 9 MARKIG DIAGRAM TAG AWYWW T A AYW A = Assembly ocation W, = Wafer ot Y = Year WW, W = Work Week G or = Pb Free Package (ote: Microdot may be in either location) FTIO TABE T AYWG Inputs Outputs E Y0 Y X A0 A B0 B A0 A, B0 B = the levels of the respective Data Word Inputs. *For additional information on our Pb Free strategy and soldering details, please download the O emiconductor oldering and Mounting Techniques Reference Manual, ODERRM/D. ORDERIG IFORMATIO ee detailed ordering and shipping information in the package dimensions section on page of this data sheet. emiconductor omponents Industries,, 00 December, 00 Rev. Publication Order umber: MTA/D

MTA A0 E B0 A Y0 B A Y B A Y 0 B GD 8 9 Y Figure. Pin Assignment A0 B0 Y0 IBBE IPT A B A B 0 9 Y Y DATA OTPT E A B Y Figure. Expanded ogic Diagram E A0 B0 A B A B A B 0 E G MX 9 Figure. IE ogic ymbol Y0 Y Y Y This device contains protection circuitry to guard against damage due to high static voltages or electric fields. owever, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, in and out should be constrained to the range GD ( in or out ). nused inputs must always be tied to an appropriate logic voltage level (e.g., either GD or ). nused outputs must be left open.

MTA MAXIMM RATIG (ote ) ymbol Parameter alue nit Positive D upply oltage 0. to +.0 I Digital Input oltage 0. to +.0 OT D Output oltage Output in tate igh or ow tate 0. to +.0 0. to +0. I IK Input Diode urrent 0 ma I OK Output Diode urrent 0 ma I OT D Output urrent, per Pin ma I D upply urrent, and GD Pins ma P D Power Dissipation in till Air OI Package 00 mw TOP 80 T TG torage Temperature Range to +0 ED ED Withstand oltage uman Body Model (ote ) >000 Machine Model (ote ) harged Device Model (ote ) >00 >000 I ATP atchup Performance Above and Below GD at (ote ) 00 ma JA Thermal Resistance, Junction to Ambient OI Package TOP Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.. Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating onditions.. Tested to EIA/JED A A. Tested to EIA/JED A A. Tested to JED 0 A. Tested to EIA/JED8 /W REOMMEDED OPERATIG ODITIO ymbol haracteristics Min Max nit D upply oltage.. I D Input oltage 0. OT D Output oltage Output in tate igh or ow tate 0 T A Operating Temperature Range, all Package Types t r, t f Input Rise or Fall Time =.0 + 0. 0 0 ns/ DEIE JTIO TEMPERATRE ER TIME TO 0.% BOD FAIRE Junction Temperature Time, ours Time, Years 80,0,00.8 90 9,00.9 00 8,00 0. 0 9,00 9. 0,000. 0,800.0 0 8,900.0 ORMAIZED FAIRE RATE FAIRE RATE OF PATI = ERAMI TI ITERMETAI OR TJ = 0 TJ = 0 TJ = 0 TJ = 00 TJ = 90 TJ = 80 0 00 000 TIME, YEAR Figure. Failure Rate vs. Time Junction Temperature

MTA D ARATERITI (oltages Referenced to GD) T A = T A 8 T A ymbol Parameter ondition () Min Typ Max Min Max Min Max nit I Minimum igh evel Input. to 0.8 oltage. I O Maximum ow evel Input oltage Maximum igh evel Output oltage. to. 0.8 0.8 0.8 I = I or I I O = 0 A..... I = I or I I O = 8 ma..9.8. O Maximum ow evel Output oltage I = I or I I O = 0 A. 0.0 0. 0. 0. I = I or I I O = 8 ma. 0. 0. 0. I I Input eakage urrent I =. or GD 0 to. ±0. ±.0 ±.0 A I I T Maximum Quiescent upply urrent Additional Quiescent upply urrent (per Pin) I = or GD..0 0.0 0.0 A Any one input: I =. All other inputs: I = or GD.... A I OPD Output eakage urrent OT =. 0 0. A A EETRIA ARATERITI (Input t r = t f =.0ns) Î T A ÎÎ ÎÎ T A = Î T A = 8 ÎÎ ÎÎ Î ymbolîî Parameter Test onditions Min Typ ÎÎ Max ÎÎ Min Max Min MaxÎÎ nit t Î P, Maximum Propagation Delay; t P ÎÎ =. ± 0. = pf A to B to Y ÎÎ. ÎÎ.0 ÎÎ.0..0. ÎÎ ns = 0pF 8.0 0.0.0.0.0.0 ÎÎ =.0 ± 0. = pf ÎÎ = 0pF ÎÎ ÎÎ.. ÎÎ. 8. ÎÎ. 9..0.0. 9. ÎÎ Î t P, ÎÎ Maximum Propagation Delay; =. ± 0. = pf t Î P to Y ÎÎ ÎÎ. ÎÎ. ÎÎ.0 8..0 8. ÎÎ ns = 0pF 8. 0..0..0. ÎÎ ÎÎ =.0 ± 0. = pf = 0pF ÎÎ ÎÎ..8 ÎÎ 8. 0. ÎÎ 9...0.0 9..ÎÎ Î t P, ÎÎ Maximum Propagation Delay; =. ± 0. = pf ÎÎ. ÎÎ. ÎÎ.0 8..0 8. ÎÎ ns t Î P E to Y ÎÎ = 0pF 8. 0..0..0. ÎÎ =.0 ± 0. = pf = 0pF ÎÎ ÎÎ.. ÎÎ 8. 0. ÎÎ.0 0.0.0.0 0.0.0.0ÎÎ Maximum Input apacitanceîî ÎÎ 0 Î 0 ÎÎ 0 ÎÎ pf I PD Power Dissipation apacitance (ote ) Typical @, =.0. PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I (OPR) = PD f in + I. PD is used to determine the no load dynamic power consumption; P D = PD f in + I. OIE ARATERITI (Input t r = t f =.0ns, = 0pF, =.0 ) ymbol haracteristic 0 T A = OP Quiet Output Maximum Dynamic O 0. 0.8 O Quiet Output Minimum Dynamic O 0. 0.8 ID Minimum igh evel Dynamic Input oltage.0 ID Maximum ow evel Dynamic Input oltage 0.8 Typ Max pf nit

MTA A, B or 0% t P t P GD A, B or 0% t P t P GD Y 0% Y 0% Figure. witching Waveform Figure. Inverting witching TET POIT DEIE DER TET OTPT * IPT *Includes all probe and jig capacitance Figure. Test ircuit Figure 8. Input Equivalent ircuit ORDERIG IFORMATIO Device Package hipping MTAD OI 8 nits / Rail MTADG OI 8 nits / Rail MTADR OI 00 Tape & Reel MTADRG OI 00 Tape & Reel MTADT TOP * 9 nits / Rail MTADTG TOP * 9 nits / Rail MTADTR TOP * 00 Tape & Reel MTADTRG TOP * 00 Tape & Reel MTAM OEIAJ 0 nits / Rail MTAMG OEIAJ 0 nits / Rail MTAME OEIAJ 000 Tape & Reel MTAMEG OEIAJ 000 Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging pecifications Brochure, BRD80/D. *This package is inherently Pb Free.

MTA PAKAGE DIMEIO OI D FFIX AE B 0 IE J A 9 8 B P 8 P 0. (0.00) M B OTE:. DIMEIOIG AD TOERAIG PER AI Y.M, 98.. OTROIG DIMEIO: MIIMETER.. DIMEIO A AD B DO OT IDE MOD PROTRIO.. MAXIMM MOD PROTRIO 0. (0.00) PER IDE.. DIMEIO D DOE OT IDE DAMBAR PROTRIO. AOWABE DAMBAR PROTRIO A BE 0. (0.00) TOTA I EXE OF TE D DIMEIO AT MAXIMM MATERIA ODITIO. T EATIG PAE G K D P 0. (0.00) M T B A M R X J F MIIMETER IE DIM MI MAX MI MAX A 9.80 0.00 0.8 0.9 B.80.00 0.0 0... 0.0 0.08 D 0. 0.9 0.0 0.09 F 0.0. 0.0 0.09 G. B 0.00 B J 0.9 0. 0.008 0.009 K 0.0 0. 0.00 0.009 M 0 0 P.80.0 0.9 0. R 0. 0.0 0.00 0.09 TOP DT FFIX AE 98F 0 IE A 0. (0.00) T 0. (0.00) T 0.0 (0.00) T EATIG PAE PI IDET. D X / X K REF 0.0 (0.00) M T 9 8 A G B J J F DETAI E DETAI E K K ÇÇÇ ÉÉÉ ÇÇÇ ETIO 0. (0.00) M W OTE:. DIMEIOIG AD TOERAIG PER AI Y.M, 98.. OTROIG DIMEIO: MIIMETER.. DIMEIO A DOE OT IDE MOD FA. PROTRIO OR GATE BRR. MOD FA OR GATE BRR A OT EXEED 0. (0.00) PER IDE.. DIMEIO B DOE OT IDE ITEREAD FA OR PROTRIO. ITEREAD FA OR PROTRIO A OT EXEED 0. (0.00) PER IDE.. DIMEIO K DOE OT IDE DAMBAR PROTRIO. AOWABE DAMBAR PROTRIO A BE 0.08 (0.00) TOTA I EXE OF TE K DIMEIO AT MAXIMM MATERIA ODITIO.. TERMIA MBER ARE OW FOR REFEREE OY.. DIMEIO A AD B ARE TO BE DETERMIED AT DATM PAE W. MIIMETER IE DIM MI MAX MI MAX A.90.0 0.9 0.00 B.0.0 0.9 0..0 0.0 D 0.0 0. 0.00 0.00 F 0.0 0. 0.00 0.00 G 0. B 0.0 B 0.8 0.8 0.00 0.0 J 0.09 0.0 0.00 0.008 J 0.09 0. 0.00 0.00 K 0.9 0.0 0.00 0.0 K 0.9 0. 0.00 0.00.0 B 0. B M 0 8 0 8

MTA PAKAGE DIMEIO OEIAJ M FFIX AE 9 0 IE A 0. (0.00) T 0. (0.00) T 0.0 (0.00) T EATIG PAE PI IDET. D X / X K REF 0.0 (0.00) M T 9 8 A G B J J F DETAI E DETAI E K K ÇÇÇ ÉÉÉ ETIO 0. (0.00) M W OTE:. DIMEIOIG AD TOERAIG PER AI Y.M, 98.. OTROIG DIMEIO: MIIMETER.. DIMEIO A DOE OT IDE MOD FA. PROTRIO OR GATE BRR. MOD FA OR GATE BRR A OT EXEED 0. (0.00) PER IDE.. DIMEIO B DOE OT IDE ITEREAD FA OR PROTRIO. ITEREAD FA OR PROTRIO A OT EXEED 0. (0.00) PER IDE.. DIMEIO K DOE OT IDE DAMBAR PROTRIO. AOWABE DAMBAR PROTRIO A BE 0.08 (0.00) TOTA I EXE OF TE K DIMEIO AT MAXIMM MATERIA ODITIO.. TERMIA MBER ARE OW FOR REFEREE OY.. DIMEIO A AD B ARE TO BE DETERMIED AT DATM PAE W. MIIMETER IE DIM MI MAX MI MAX A.90.0 0.9 0.00 B.0.0 0.9 0..0 0.0 D 0.0 0. 0.00 0.00 F 0.0 0. 0.00 0.00 G 0. B 0.0 B 0.8 0.8 0.00 0.0 J 0.09 0.0 0.00 0.008 J 0.09 0. 0.00 0.00 K 0.9 0.0 0.00 0.0 K 0.9 0. 0.00 0.00.0 B 0. B M 0 8 0 8 O emiconductor and are registered trademarks of emiconductor omponents Industries, (I). I reserves the right to make changes without further notice to any products herein. I makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does I assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in I data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. I does not convey any license under its patent rights nor the rights of others. I products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the I product could create a situation where personal injury or death may occur. hould Buyer purchase or use I products for any such unintended or unauthorized application, Buyer shall indemnify and hold I and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that I was negligent regarding the design or manufacture of the part. I is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PBIATIO ORDERIG IFORMATIO ITERATRE FFIMET: iterature Distribution enter for O emiconductor P.O. Box, Phoenix, Arizona 808 A Phone: 80 89 0 or 800 80 Toll Free A/anada Fax: 80 89 09 or 800 8 Toll Free A/anada Email: orderlit@onsemi.com. American Technical upport: 800 8 98 Toll Free A/anada Japan: O emiconductor, Japan ustomer Focus enter 9 Kamimeguro, Meguro ku, Tokyo, Japan 00 Phone: 8 80 O emiconductor Website: Order iterature: http://www.onsemi.com/litorder For additional information, please contact your local ales Representative. MTA/D