Electronics II. Midterm #2

Similar documents
Electronics II. Midterm #2

Electronics II. Midterm #1

Electronics II. Midterm II

Electronics II. Midterm II

Electronics II. Final Examination

Electronics II. Final Examination

Electronics II. Final Examination

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

55:041 Electronic Circuits The University of Iowa Fall Exam 2

Electric Circuits I Final Examination

Homework Assignment 09

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

Circle the one best answer for each question. Five points per question.

Electric Circuits I. Midterm #1

Electric Circuits I. Midterm #1 Examination

Homework Assignment 08

Digital VLSI Design I

At point G V = = = = = = RB B B. IN RB f

Biasing the CE Amplifier

BJT Biasing Cont. & Small Signal Model

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Electric Circuits I FINAL EXAMINATION

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

FYSE400 ANALOG ELECTRONICS

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Bipolar Junction Transistor (BJT) - Introduction

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

ECE Analog Integrated Circuit Design - II P.E. Allen

EECS 105: FALL 06 FINAL

or Op Amps for short

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Electric Circuits I Final Examination

EE105 Fall 2014 Microelectronic Devices and Circuits

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

The Common-Emitter Amplifier

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Electronic Circuits Summary

Bipolar junction transistors

CE/CS Amplifier Response at High Frequencies

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ

Digital Logic Design. Midterm #2

EE100Su08 Lecture #9 (July 16 th 2008)

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Chapter7. FET Biasing

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010

Transistor Characteristics and A simple BJT Current Mirror

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Chapter 13 Small-Signal Modeling and Linear Amplification

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

University of Toronto. Final Exam

Lecture 37: Frequency response. Context

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Half-circuit incremental analysis techniques

6.012 Electronic Devices and Circuits Spring 2005

(Refer Slide Time: 1:49)

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

SOME USEFUL NETWORK THEOREMS

BJT Biasing Cont. & Small Signal Model

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Design of Analog Integrated Circuits

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 11: J-FET and MOSFET

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Exact Analysis of a Common-Source MOSFET Amplifier

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

6.012 Electronic Devices and Circuits

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

PHYS225 Lecture 9. Electronic Circuits

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Circuits & Electronics Spring 2007.

ECE 6412, Spring Final Exam Page 1

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Chapter 9 Frequency Response. PART C: High Frequency Response

Chapter 6: Field-Effect Transistors

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

University of California at Berkeley College of Engineering Dept. of Electrical Engineering and Computer Sciences. EECS 40 Midterm II

Operational Amplifiers

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

Fig. 1 Simple BJT (NPN) current mirror and its test circuit

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Transcription:

The University of Toledo EECS:3400 Electronics I su4ms_elct7.fm Section Electronics II Midterm # Problems Points. 8. 7 3. 5 Total 0 Was the exam fair? yes no

The University of Toledo su4ms_elct7.fm Problem 8 points Given is the operational amplifier circuit model shown in Figure.. R v v + R v d + r d Av d + r o R L R 5kΩ R 30kΩ R L 0kΩ A85dB r d 40kΩ r o 3kΩ Figure. An operational circuit amplifier model. Parameter values of circuit elements in the given operational circuit amplifier are finite, and are given in Figure.. For the operational circuit model of Figure., demonstrate an ability to:. recognize the type of the feedback amplifier that it implements,. derive an expression for the amplifier s loop gain T in terms of the given circuit element parameters, 3. work with logarithmic units of gain/amplification. Solution Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces shown numerical results. An explicit demonstration of understanding the following solution steps is expected.. Recognize the type of the operational circuit whose model is shown in Figure., and mark below the name by which it is referred to in professional literature. For full credit, mark your answers yes, no, or not applicable for all offered answers! yes no not applicable x transresistance operational amplifier x inverting operational amplifier, x noninverting operational amplifier, x transconductance operational amplifier.. In the circuit model of Figure., show the positive reference direction for voltage v d. 7/0/4

The University of Toledo su4ms_elct7.fm 3.3 Calculate the value of the differential amplifier s magnitudescale voltage gain A. Show your calculation in the space reserved for equation (). A[dB] 0 A[dB] lga A 0 0 0 85 0 7783.8 0 4.4 Construct an auxiliary circuit for determining the loop gain of the feedback amplifier circuit shown in Figure.. Show the constructed circuit, with indicated positive reference directions of all relevant voltages, in the space reserved for Figure.. () R R r Av d d r b a v o d v + v 0V v i R 3a v v a + b + + R L Figure. Auxiliary circuit for determining the loop gain T of the amplifier whose circuit model is shown in Figure...5 Using the auxiliary circuit model of Figure., derive an expression for the loop gain T of the amplifier shown in Figure.. Show your calculation in the space reserved for equation (). R d R r d v i R d R +R d v a R a R L (R +R d ) R L (R +R d ) R L +R +R d ) v d v i v b Av d R a r o +R a T v b v i v d v v b a v a v i v d R a R d ()A R +R d ro +R a R R d L (R +R d ) ()(A) R +R d r o +R L (R +R d ) A R d R L r o (R L +R +R d )+R L (R +R d ) 7/0/4

The University of Toledo su4ms_elct7.fm 4.6 Calculate the numerical value of the loop gain T of the amplifier whose circuit model is shown in Figure.. Show your calculation in the space reserved for equation (3). R d R r d R r d R +r d 5 40 kω 5+40 (3) T A R d R L.8 0 4. 0 4 0 4 r o (R L +R +R d )+R L (R +R d ) 3 0 3 ( 0 4 +3 0 4 +. 0 4 )+ 0 4 (3 0 4 +. 0 4 ) 3.96 0 3.96 0 4 0 4 0 3 4000 3 0 3 (6. 0 4 ) + 0 4 (4. 0 4 ).8 0 8 + 8. 0 8 0 0 8 7/0/4

The University of Toledo su4ms_elct7.fm 5 Problem 7 points Given is the electric circuit model of a Reference Current Source cell shown in Figure.(a). S S M G M G D,D D,D R int M S I REF G + V SS M S R int G + V SS 0V (a) (b) Figure. MOSFET Reference Current Source cell circuit model. (a) The complete circuit model. (b)nonlinear AC model for the model in Figure.(a). For the given electric circuit model of Figure.(a), demonstrate an ability to:. prepare and use in analysis the smallsignal linearized equivalent models of MOSFETs,. determine an expression for the internal AC resistance of a given reference current source, R int. Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces shown numerical results. An explicit demonstration of understanding the following solution steps is expected. 0.5. Label on the circuit models in Figures.(a),.(b) and.(b) the locations of the six transistor terminals: S, G, D, S, G, D.. Prepare the nonlinear AC circuit model of the circuit model shown in Figure.(a). Show the prepared model in the space reserved for Figure.(b). 0.5.3 Prepare the smallsignal equivalent circuit model of the MOSFET transistor, and show the prepared model in the space reserved for Figure.(a). 7/0/4

The University of Toledo su4ms_elct7.fm 6.4 Prepare the smallsignal, linearized AC, circuit model for the circuit model shown in Figure.(a), and show the prepared model in the space reserved for Figure.(b). S G D g m v gs g o v ds v gs v gs g m v gs S go i t v t g m v gs v g g o D,G D,G v ds v gs (a) Figure. Reference Current Source circuit models. (a) Smallsignal model of the MOSFET transistor. (b)smallsignal linearized AC model of the MOSFET Reference Current Source shown in Figure.(a). (b) S 0.5.5 Hint # Notice that in the equivalent circuits of Figures.(b) and.(b) the internal AC resistance, R int, of the analyzed Reference Current Source appears between nodes S and S. As a consequence, the remaining steps for determining R int are:.5 through.7..5 Modify the circuit model of Figure.(b) by connecting a test current source, i t, between the nodes S and S, with its current direction into S..6 Prepare the equations that solve the modified circuit of Figure.(b) for the voltage v t that appears across the current source i t, and has the active convention positive reference direction with respect to i t. Since all energy sources in the circuit are current sources, use the S node, in Figure.(b), as the reference node, for preparing the normal form of Nodal Voltage Method equations (with unknown voltages designated by v t and v g. Show the necessary symbolic calculations in the space reserved for equations (). g o v g g o v t g m (v g + v gs ) g o v g + g o v t i t +g m v gs v gs v g v t g o v g g o v t g m (v g + v g v t ) g o v g + g o v t i t +g m (v g v t ) () (g o + g m )v g (g o + g m )v t 0 (g o + g m )v g + (g o + g m )v t i t 7/0/4

The University of Toledo su4ms_elct7.fm 7.7 Solve the resulting equations of section.6 for the ratio v t /i t. Show the necessary symbolic calculations in the space reserved for equations (). Hint #3 For full credit use the determinant method for solving the equations. In the case when a different solution method is used, and the resulting solution is incorrect, the credit for this section will be 0.. (g o + g m ) (g o + g m ) (g o + g m ) (g o + g m ) (g (g o + g m ) (g o + g m ) o + g m ) (g o + g m ) 0 t (g o + g m ) i t (g o + g m ) i t () v t t it (go + gm ) (g o + g m ) i t go + g m R int v t g o + g m i t r o r m r o + r m r o r m. 7/0/4

The University of Toledo su4ms_elct7.fm 8 Problem 3 5 points Given is the electric circuit model of a BJT differential amplifier shown in Figure 3.(a). +V CC v I + R C R C v R C R o v o C v o v o v i od C ic Q Q + i E i E i b Q i b i e i Q + e v + I v d I + v be v EE be + R EE v e R EE v d (a) (b) Figure 3. A BJT differential amplifier circuit model. (a) The circuit model with connected signal sources. (b) Equivalent AC circuit model for AC analysis of the circuit in Figure 3.(a). For the given amplifier s circuit model of Figure 3.(a), demonstrate an ability to use:. AC analysis of a BJT differential amplifier to determine the potential at the node to which both emitters are connected.. draw the conclusions suggested by the performed analysis. Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces shown numerical results. Solution An explicit demonstration of understanding the following solution steps is expected. 3. In the space reserved for Figure 3.(b), prepare the AC equivalent circuit model of the circuit model shown in Figure 3.(a). 3. In the circuits of Figure 3.(b) and 3.(b) indicate the positive reference directions for: base currents of the two transistors, emitter currents of the two transistors, base to emitter voltages of the two transistors, emitter to ground voltage. 7/0/4

The University of Toledo su4ms_elct7.fm 9 3.3 Prepare the smallsignal hybridπ equivalent model of the BJT. Show the prepared model in the space reserved for Figure 3.(a). R C R C B v be i b r π β o i b E i c C v ce v d B B + C C + i b r π V BE E v e β o i b i e β o i b i e i b r π V BE E + R EE v d (a) (b) Figure 3. BJT differential amplifier circuit models. (a) Hybridπ equivalent model of the BJT. (b) Linearized equivalent AC circuit model for the differential amplifier circuit of Figure 3.(a). 3.4 Prepare the linearized AC equivalent model of the differential amplifier by replacing the transistor symbols in the circuit model of Figure3.(b) by the hybridπ equivalent model of the BJT from Figure 3.(a). Show the prepared model in the space reserved for Figure 3.(b). Hint # Check the correctness of expressions that are shown in the space reserved for equations (3). Make sure that you will be using the correct expressions in the sequel. i b g π v be i b g π v be β o i b g m r π i b g m v be β o i b g m r π i b g m v be (3) i e (+β o )i b (g π +g m )v be i e (+β o )i b (g π +g m )v be 7/0/4

The University of Toledo su4ms_elct7.fm 0 3.5 Prepare the KCL equation for the emitter node in the circuit model of Figure 3.(b), followed by: substitution of emitter currents by their correct expressions from equations (3), and determining the solution of KCL equation for the emitter voltage v e. Show your calculation in the space reserved for equation (3). KCL: i e + i e + G EE v e 0 (g π +g m )v be (g π + g m )v be + G EE v e 0 (g π +g m )(v be + v be ) + G EE v e 0 (3) Voltages v be and v be are related to the voltage v e as, Therefore, (g π +g m )v e + G EE v e 0 v e 0 v d v be v d v e v be v e CONCLUSION v e 0V In the circuit model of Figure 3.(b), Emitter node has the same potential as the ground node. This fact is often reffered to by the statement: "In the Equivalent AC Circuit Model of a DiffAmp, Emitter node is a virtual ground." 7/0/4