Electronics II. Final Examination

Similar documents
Electronics II. Midterm #1

Electronics II. Midterm #2

Electronics II. Midterm II

Electronics II. Midterm #2

Electronics II. Final Examination

Electronics II. Midterm II

SOME USEFUL NETWORK THEOREMS

55:041 Electronic Circuits The University of Iowa Fall Final Exam

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

Electronics II. Final Examination

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Homework Assignment 09

Homework Assignment 08

EE105 Fall 2014 Microelectronic Devices and Circuits

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Electric Circuits I FINAL EXAMINATION

CE/CS Amplifier Response at High Frequencies

Circle the one best answer for each question. Five points per question.

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Electric Circuits I Final Examination

Exact Analysis of a Common-Source MOSFET Amplifier

Electric Circuits I. Midterm #1

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

ECEN 326 Electronic Circuits

ECE Analog Integrated Circuit Design - II P.E. Allen

Electronic Circuits Summary

Operational Amplifiers

Electric Circuits I Final Examination

Electric Circuits I. Midterm #1 Examination

55:041 Electronic Circuits The University of Iowa Fall Exam 2

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Chapter 10 AC Analysis Using Phasors

Chapter 5. Department of Mechanical Engineering

Lecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1

Bipolar Junction Transistor (BJT) - Introduction

Lecture 37: Frequency response. Context

Biasing the CE Amplifier

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

At point G V = = = = = = RB B B. IN RB f

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Chapter 9 Frequency Response. PART C: High Frequency Response

VI. Transistor amplifiers: Biasing and Small Signal Model

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

Chapter 10 Feedback. PART C: Stability and Compensation

Section 1: Common Emitter CE Amplifier Design

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

CHAPTER.4: Transistor at low frequencies

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Lecture 7: Transistors and Amplifiers

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

Sinusoidal Steady State Analysis (AC Analysis) Part II

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Transistor amplifiers: Biasing and Small Signal Model

Chapter 13 Small-Signal Modeling and Linear Amplification

Advanced Current Mirrors and Opamps

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Kirchhoff's Laws and Circuit Analysis (EC 2)

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Problem Set 4 Solutions

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Transistor Characteristics and A simple BJT Current Mirror

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

Bipolar junction transistors

University of Toronto. Final Exam

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

EE100Su08 Lecture #9 (July 16 th 2008)

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS

ESE319 Introduction to Microelectronics. Output Stages

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Chapter 5 Solution P5.2-2, 3, 6 P5.3-3, 5, 8, 15 P5.4-3, 6, 8, 16 P5.5-2, 4, 6, 11 P5.6-2, 4, 9

Series & Parallel Resistors 3/17/2015 1

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

BJT Biasing Cont. & Small Signal Model

One-Port Networks. One-Port. Network

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

D is the voltage difference = (V + - V - ).

Module 13: Network Analysis and Directional Couplers

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Simultaneous equations for circuit analysis

The current source. The Active Current Source

ECEN 325 Electronics

EECS 105: FALL 06 FINAL

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

E40M Review - Part 1

Design of Analog Integrated Circuits

Transcription:

The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no

The University of Toledo f17fs_elct27.fm 2 Problem 1 11 points Given is the electric circuit model of a MOSFET single stage amplifier shown in Figure 1.1(a). R L 2.2kΩ g m 4mS R S 330 Ω V R v 1.5kΩ r o 20kΩ DD R 1 2MΩ R 2 2MΩ R 1 R v C c v v v i R 2 R v C c v D R v S R L v i R G G i i S i o R SL (a) (b) Figure 1.1 A single stage MOSFET amplifier circuit model. (a) The amplifier circuit model with connected signal source and resistive load. (b)amplifier s equivalent AC circuit model. Problem Statement For the given singlestage amplifier circuit model of Figure 1.1(a), demonstrate an ability to: 1. draw its nonlinear AC equivalent circuit, 2. prepare the linearized AC model of the given amplifier in which the transistor has been replaced by its linearized smallsignal equivalent circuit model, 3. determine the values of the given amplifier s external smallsignal parameters: voltage gain A v /v i, input resistance R i v i /i i, Hint #1 For full credit, give answers to all questions, prepare all required circuit diagrams, write all equations for which the space has been reserved, and show all symbolic and numerical expressions whose evaluation produces shown numerical results. Problem Solution An explicit demonstration of understanding the following solution steps is expected. 3 1.1 Construct the nonlinear AC equivalent circuit model for the circuit model in Figure 2.1(a) assuming that capacitances of all capacitors have infinite values. Show the constructed model in the space reserved for Figure 2.1(b), and show the necessary calculations in the space reserved for equations (11). R G R 12 R 1 R 2 R 1 R 2 2 2 R1 R 2 2 2 R S R L 330 2200 R SL R S R L RS R L 330 2200 1MΩ 290Ω (11)

The University of Toledo f17fs_elct27.fm 3 3 1.2 Construct the given amplifier s linearized AC model of in which the transistor has been replaced by its small signal equivalent model. Show the constructed model in the space reserved for Figure 1.2. R v i i G v gs v v v i R G v s g m v gs S r o i o R SL D Figure 1.2 Linearized AC model of the given amplifier circuit. Hint #2 For a meaningful process of performing the analysis in parts 3.3 and 3.4, the positive reference directions of these voltages v i,, and the current i i must be shown in the circuit of Figure 3.2. Failure to show these positive reference directions reduces the credit for these parts to 0.1. 4 1.3 Using the constructed linearized AC model, determine the value of the voltage gain, A v, of the given amplifier circuit. Show your calculation in the space reserved for equation (12). r From the circuit model in Figure 3.2, v i o g m g v i and gs r o R SL r o v s i o R SL ( g m v gs )R SL g m v r gs o R SL r o R SL r o R SL g m v gs R SLo with, R SLo r o R SL ro R SL 20 10 3 290 20 10 3 290 286Ω v gs v g v s v i g m v gs R SLo v i v gs 1 gm R SLo (12) i o g m r o r v v r o R gs g o i m SL r 1 g o R SL m R SLo g m v i 1 g m R SLo r o r o R SL i o R SL g m v i r o RSL 1 g m R SLo r o R SL g m R SLo v i 1 g m R SLo A v vi g m R SLo 1 g m R SLo 4 10 3 286 14 10 3 286 1.160 1.161 0.999

The University of Toledo f17fs_elct27.fm 4 1 1.4 Using the constructed linearized AC model shown in Figure 1.2, determine the value of the input resistance, R i, of the given amplifier circuit. Show your calculation in the space reserved for equation (13). R i v i i i R G 1MΩ (13)

The University of Toledo f17fs_elct27.fm 5 Problem 2 14 points The electric circuit model of the basic current mirror is shown in Figure 2.1. V CC Reminder I REF I O R O I C I S e V T (1 VCE ) Q1 I C1 I B1 I B2 I C2 Q2 β F I C I B β FO (1 V CE ) V CC 0V Figure 2.1 Basic current mirror circuit model. Problem Statement Based on the shown current mirror s electrical circuit model of Figure 3.1, demonstrate an ability to derive: 1. The defining symbolic expression of the Mirror Ratio (MR) of a current mirror circuit; 2. the symbolic expression of the Mirror Ratio in the circuit of the basic current mirror of Figure 2.1. Hint #1 For full credit, give answers to all questions, prepare all required circuit diagrams, write all equations for which the space has been reserved, and show all symbolic and numerical expressions whose evaluation produces shown numerical results. Problem Solution For full credit, explicit demonstration of understanding the following solution steps is expected. 1 2.1 Prepare the defining symbolic expression of the quality metric Mirror Ratio (MR) of current mirror circuits. Show the prepared expression in the space reserved for equation (21). MR I O I REF (21) 2 2.2 Indicate in the basic current mirror s circuit model of Figure 2.1 the positive reference directions of the base and collector currents of transistors Q 1 and Q 2.

The University of Toledo f17fs_elct27.fm 6 2 2.3 Prepare the relation between the collectoremitter voltage V CE1 of the transistor Q 1.and the voltage indicated in the circuit model of Figure 3.1 Show the prepared expressions in the space reserved for equation (22) V CE1 1 2 (22) 4 2.4 Based on the relations shown in Reminder section of Figure 2.1, prepare the expressions of the base and collector currents of transistors Q 1 and Q 2. Show the prepared expressions in the space reserved for equations (23). 1 I C1 I S e V T (1 VCE1 ) 2 I C2 I S e V T (1 VCE2 ) I B1 I C1 β F I S 1 e V T (1 V CE1 ) β FO (1 V CE1 ) V I BE S β e V T FO (23) I B2 V I BE S β e V T FO 2 2.5 Prepare the KCL equation for the node of the collector terminal of transistor Q 1 and solve it for the current I REF ; then substitute into it the expressions for collector and base currents derived under (33), and simplify/rearrange the result. Show your work in the space reserved for equations (24). I REF I C1 I B1 I B2 I S (24) I e V T (1 VCE1 S ) 2I S β FO V T e I S e V T V CE1 (1 2 ) β FO

The University of Toledo f17fs_elct27.fm 7 3 2.6 Using the so far prepared relations and expressions, prepare the expression of the Mirror Ratio for the Basic current mirror circuit of Figure 2.1. Show your calculation in the space reserved for equation (25). MR I O I REF I C2 I REF I C2 I C1 I B1 I B2 I S I e V S T e V T (1 V CE2 ) V CE1 (1 2 ) β FO V CE2 1 VA 1 2 β FO (25)

The University of Toledo f17fs_elct27.fm 8 Problem 3 6 points Given is the electric circuit model of the non inverting feedback amplifier shown in Figure 3.1(a). v i v d r d Av d ro R 2 A 80 db r d 25 kω r o 1 kω R 1 10 kω R 2 91 kω R 1 Figure 3.1 Electric circuit model of the nonirritating feedback amplifier circuit. Problem Statement On the example of the feedback amplifier circuit model of Figure 3.1, demonstrate an ability to: 1. determine the loop gain of a feedback amplifier circuit, 2. apply Blackman s theorem to determine impedance between two nodes in a feedback amplifier circuit; specifically in this case, the impedance Z i between the ground and the plus input terminal of the differential amplifier in the circuit model of Figure 3.1. Hint #1 For full credit, give answers to all questions, prepare all required circuit diagrams, write all equations for which the space has been reserved, and show all symbolic and numerical expressions whose evaluation produces shown numerical results. Problem Solution For full credit, explicit demonstration of understanding the following solution steps is expected. 2 3.1 In the space reserved for equation (31(a) show the mathematical expression of the Blackman s theorem, as applied to the input impedance of feedback amplifier s circuit model of Figure 3.1. Z i Z io F(0) F( ) Z io (a) 1 T SC F(0) R 1 T i R io OC F( ) R 1 T SC io 1 T OC (b) (31) 3.2 Observing that there are no reactive circuit elements in the circuit model of Figure 3.1, and realizing that therefore the circuit s input impedance Z i ought to be resistive, rewrite the expression (31)(a) into a resistive form expression and place this expression into the space reserved for equation (31)(b).

The University of Toledo f17fs_elct27.fm 9 1 3.3 Prepare the auxiliary circuit model in which one could measure the passive resistance R io between the input terminals of the feedback amplifier circuit of Figure 3.1. Show the prepared model in the space reserved for Figure 3.2. A0 r d Av d ro Setting A0, passivates the amplifier circuit by removing its amplification action. R io R 2 R 1 Figure 3.2 Auxiliary circuit model in which one could measure the passive resistance between the input terminals of the feedback amplifier circuit model of Figure 3.1. 2 3.4 Determine the expression (in terms of the circuit parameters) for the resistance R io which is seen from the input terminals of the amplifier model in the circuit model of Figure 3.2, and calculate its value. Show the prepared expression in the space reserved for equation (32). R io r d R 1 (R 2 r o ) 2510 (911) 2510 92 259.2 34.2kΩ (32) 1 3.5 Prepare an auxiliary circuit model for determining the opencircuit loop gain T OC of the feedback amplifier circuit of Figure 3.1. Show the prepared model in the space reserved for Figure 3.3. v d r d Av d ro a b R 2 v a R a R v 1 b Figure 3.3 Auxiliary circuit model for determining the opencircuit loop gain T OC of the operational amplifier circuit of Figure 3.1.

The University of Toledo f17fs_elct27.fm 10 3.6 Determine the expression (in terms of the circuit parameters) for the opencircuit loop gain T OC of the amplifier model in the circuit model of Figure 3.3, and calculate its value. Show the prepared expression in the space reserved for equations (33). In the circuit model of Figure 3.3, (a) no current flows through resistor r d, therefore v d 0V (b) as v d 0V, the voltage, as determined by the voltage divider formula is R 2 R 1 R a r o R 2 R 1 R a Av d 0V (c) as 0V, the voltage v b, as determined by the voltage divider formula is (33) v b R 1 R a R 2 R 1 R a 0V (d) which finally yields the opencircuit loop gain T OC value as, T OC v b v a 0V v a 0 1 3.7 Prepare an auxiliary circuit model for determining the shortcircuit loop gain T SC of the feedback amplifier circuit of Figure 3.1. Show the prepared model in the space reserved for Figure 3.4. v d r d Av d ro v a a b v b R a R 1 R 2 Figure 3.4 Auxiliary circuit model for determining the shortcircuit loop gain T SC of the operational amplifier circuit of Figure 3.1.

The University of Toledo f17fs_elct27.fm 11 3.8 Determine the expression (in terms of the circuit parameters) for the shortcircuit loop gain T SC of the amplifier model in the circuit model of Figure 3.4, and calculate its value. Show the prepared expression in the space reserved for equations (34). In the circuit model of Figure 3.4, (a) the voltage drop v d from the to input terminals of the diffamp is v d v a (b) the resistance R a through which node a is connected to ground is R a r d (c) by the voltage divider formula, voltage is determined as (34) Av d R 2 R 1 R a r o R 2 R 1 R a (d) by the voltage divider formula, voltage v b is determined as v b R 1 R a R 2 R 1 R a (e) combining relations (a) through (d), the shortcircuit loop gain T SC is determined as v b v T SC v b v d a v d v a R 1 R a R 2 R 1 R a R 2 R 1 R a r o R 2 R 1 R a A (1) A R 1 R a r o R 2 R 1 R a R A 1 R a ro R 2 R 1 R a 10 4 7.1 1917.1 104 7.1 99.1 10 4 0.072 0.72 10 3 3.9 Calculate the value of the input resistance of the feedback amplifier of Figure 3.1 by entering into formula (31)(b) the derived values for R io, T SO and T SC ;. Show your work in the space reserved for equations (35). R i R 1 T SC io 34.2 10 3 1 T OC 1 720 1 0 34.2 10 3 0.72 10 3 24.6MΩ (35)