Ver 6186 E1.1 Analysis of Circuits (2015) E1.1 Circuit Analysis. Problem Sheet 2 - Solutions

Similar documents
Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Electric Circuits I. Nodal Analysis. Dr. Firas Obeidat

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

EE292: Fundamentals of ECE

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13

48520 Electronics & Circuits: Web Tutor

Series & Parallel Resistors 3/17/2015 1

Preamble. Circuit Analysis II. Mesh Analysis. When circuits get really complex methods learned so far will still work,

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

Notes for course EE1.1 Circuit Analysis TOPIC 4 NODAL ANALYSIS

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1.

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 2 DC circuits and network theorems

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

ENGG 225. David Ng. Winter January 9, Circuits, Currents, and Voltages... 5

A tricky node-voltage situation

Chapter 5. Department of Mechanical Engineering

A tricky node-voltage situation

QUIZ 1 SOLUTION. One way of labeling voltages and currents is shown below.

MAE140 - Linear Circuits - Fall 14 Midterm, November 6

DC STEADY STATE CIRCUIT ANALYSIS

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Kirchhoff's Laws and Circuit Analysis (EC 2)

EE40. Lec 3. Basic Circuit Analysis. Prof. Nathan Cheung. Reading: Hambley Chapter 2

3.1 Superposition theorem

Experiment 5 Voltage Divider Rule for Series Circuits

Electric Circuits II Sinusoidal Steady State Analysis. Dr. Firas Obeidat

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS

Circuit Theorems Overview Linearity Superposition Source Transformation Thévenin and Norton Equivalents Maximum Power Transfer

Voltage Dividers, Nodal, and Mesh Analysis

Kirchhoff s laws. Figur 1 An electric network.

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS

COOKBOOK KVL AND KCL A COMPLETE GUIDE

Chapter 10 AC Analysis Using Phasors

Lecture Notes on DC Network Theory

Electric Circuits I. Midterm #1

MAE140 - Linear Circuits - Winter 09 Midterm, February 5

09-Circuit Theorems Text: , 4.8. ECEGR 210 Electric Circuits I

Chapter 3 Methods of Analysis: 1) Nodal Analysis

6. MESH ANALYSIS 6.1 INTRODUCTION

Experiment 5: Thermocouples (tbc 1/14/2007, revised 3/16/2007, 3/22,2007, 2/23/2009, 3/13/2011)

Electric Circuits I. Midterm #1 Examination

One-Port Networks. One-Port. Network

Basic Electrical Circuits Analysis ECE 221

Chapter 10: Sinusoidal Steady-State Analysis

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

What to Add Next time you update?

Resistor. l A. Factors affecting the resistance are 1. Cross-sectional area, A 2. Length, l 3. Resistivity, ρ

EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Resistive Touchscreen - expanding the model

Module 1, Add on math lesson Simultaneous Equations. Teacher. 45 minutes

Review of Circuit Analysis

Problem Set 5 Solutions

UNIVERSITY OF ALABAMA Department of Physics and Astronomy. PH / LeClair Fall Circuits Exercises

Consider the following generalized simple circuit

1.7 Delta-Star Transformation

DC CIRCUIT ANALYSIS. Loop Equations

EIT Review. Electrical Circuits DC Circuits. Lecturer: Russ Tatro. Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1

Name: Lab: M8 M2 W8 Th8 Th11 Th2 F8. cos( θ) = cos(θ) sin( θ) = sin(θ) sin(θ) = cos. θ (radians) θ (degrees) cos θ sin θ π/6 30

EXPERIMENT THREE DC CIRCUITS

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

4/27 Friday. I have all the old homework if you need to collect them.

D C Circuit Analysis and Network Theorems:

Notes on Electricity (Circuits)

Kirchhoff's Laws and Maximum Power Transfer

Systematic methods for labeling circuits and finding a solvable set of equations, Operational Amplifiers. Kevin D. Donohue, University of Kentucky 1

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA

Designing Information Devices and Systems I Spring 2018 Homework 7

Parallel Circuits. Chapter

INTRODUCTION TO ELECTRONICS

Lecture #3. Review: Power

Homework 2. Due Friday (5pm), Feb. 8, 2013

Writing Circuit Equations

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010

EE301 RESISTANCE AND OHM S LAW

Design Engineering MEng EXAMINATIONS 2016

Chapter 4: Methods of Analysis

Electric Circuits Fall 2015 Solution #5

Problem Set 4 Solutions

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Basic Laws. Bởi: Sy Hien Dinh

Sinusoidal Steady State Analysis (AC Analysis) Part I

Small Signal Model. S. Sivasubramani EE101- Small Signal - Diode

Basics of Network Theory (Part-I)

UNIVERSITY OF UTAH ELECTRICAL & COMPUTER ENGINEERING DEPARTMENT. 10k. 3mH. 10k. Only one current in the branch:

E40M Review - Part 1

R 2, R 3, and R 4 are in parallel, R T = R 1 + (R 2 //R 3 //R 4 ) + R 5. C-C Tsai

Experiment 9 Equivalent Circuits

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

Thevenin Norton Equivalencies - GATE Study Material in PDF

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Figure Circuit for Question 1. Figure Circuit for Question 2

THERE MUST BE 50 WAYS TO FIND YOUR VALUES: AN EXPLORATION OF CIRCUIT ANALYSIS TECHNIQUES FROM OHM S LAW TO EQUIVALENT CIRCUITS

Chapter 4. Techniques of Circuit Analysis

Exercise 2: Kirchhoff s Current Law/2 Sources

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 11

NODAL ANALYSIS CONTINUED

Transcription:

Ver 8 E. Analysis of Circuits (0) E. Circuit Analysis Problem Sheet - Solutions Note: In many of the solutions below I have written the voltage at node X as the variable X instead of V X in order to save writing so many subscripts.. [Nodal analysis] KCL at node V X gives V X V X V X = 0 which simplifies to 7V X = 0 from which V X = 8. [Parallel resistors] We can merge the Ω and Ω resistors to make one of = Ω as shown below. Now we have a potential divider, so V X =.. = 8 V. In both cases, we can now calculate I X = V X = A. Note that when we merge the two resistors, I X is no longer a distinct current on the diagram.. [Nodal Analysis] KCL at node V x gives V X V X = 0 which simplifies to 0 V X = 0 from which V X =. [Parallel Resistors] We can combine the Ω and Ω resistors to make one of below. Now we have V X = 0.8 = V. = Ω as shown In both cases, we can now calculate I X = V X = A. In this question, you have to be a bit careful about the sign used to represent currents. Whenever you use Ohm s law, you must be sure that you use the passive sign convention (with the current arrow in the opposite direction to the voltage arrow); this is why the current through the 0.8 Ω resistor is A rather than A. Solution Sheet Page of

Ver 8 E. Analysis of Circuits (0). [Nodal Analysis] KCL at node V x gives V X V X = 0 which simplifies to V X = 0 from which V X =. [Superposition] (i) If we set the current source to zero, then the Ω resistor connected to it plays no part in the circuit and we have a potential divider giving V X = =.. (ii) We now set the voltage source to zero and then simplify the resultant circuit as shown below. Being careful with signs, we now get V X = 0.8 =.. Adding these two values together gives a final answer of V X =. I = 0 V = 0 V = 0 simplified. We first label the nodes; we only need two variables because of the floating voltage source. KCL at X gives X 0 X (Y ) 0 0 X Y = 0 which gives X 9Y =. KCL at the supernode {Y, Y }gives Y 0 Y X (Y ) X (Y ) 0 = 0 which gives 9X 9Y = 97. Solving these two simultaneous equations gives X = and Y = 7.. We first label the nodes; there are only two whose voltage is unknown. Working in ma and kω, KCL at X gives X 0 X Y = 0 which gives X Y = 0. KCL at Y gives Y X Y Y 0 = 0 which gives X 7Y =. Solving these simultaneous equations gives X = 80 and Y =.. We first label the nodes; since the two nodes having unknown voltages are joined by a fixed voltage source, we only need one variable. We write down KCL for the supernode {X, X 0} (shaded in the diagram) which gives (X 0) 00 90 (X 0) X 00 X 90 = 0 which simplifies to 0X = 00 or X = 7 V. Solution Sheet Page of

Ver 8 E. Analysis of Circuits (0) 7. There is only one node with an unknown voltage, namely X. However, there is a dependent current source, so we need to express its value in terms of the node voltages: 99I = 99 X where we are expressing currents in ma. So now we can apply KCL to node X to obtain X X X 99 = 0 which simplifies to X = 0 from which X =. 8. [Nodal Analysis] Using KCL at node X gives X V 0 X I = 0 which we can rearrange to give X = V 0 I. [Superposition] If we set I = 0 then we have a voltage divider in which X = V (see middle diagram). If we set V = 0 then (see right diagram) we can combine the two parallel resistors as 0 0 = 0 0 Ω and it follows that X = I. By superposition, we can add these two expression together to give X = V 0 I. I = 0 V = 0 9. [Nodal Analysis] We can easily see that the A current flowing through the leftmost resistor means the top left node has a voltage of 8 (although actually we do not need to calculate this because of the isolating effect of the current source). Using KCL at the supernode {X, X} gives X X = 0 which we can rearrange to give X = or X =. It follows that I X = = A. [Superposition] If we set I = 0 then we have a voltage divider (since the resistors are in series) in which X = = and I X = A (see middle diagram). If we set V = 0 then (see right diagram) we can combine the two parallel resistors as = Ω and it follows that X = and, by current division, that I X = A. By superposition, we can add these two expression together to give X = V and I X = A. I = 0 V = 0 Solution Sheet Page of

Ver 8 E. Analysis of Circuits (0). [Nodal Analysis] We first label the unknown node as X. Now, KCL at this node gives X X V = 0 which rearranges to give X = V from which X = V. Now I X = X so I X = 9 V. [Superposition] If we set I = 0 (see middle diagram) then I X = V 9. If we set V = 0 then (see right diagram) we have a current divider in which the A current divides in proportion to the conductances. So I X = / / = / =. Adding these results together gives I X = 9 V. If V = then I X = 0. I = 0 V = 0. [Nodal Analysis] KCL at node X gives X X X ( ) = 0 which rearranges to give 8X = from which X =. [Superposition] If we set the left source to zero (see middle diagram) then, the two parallel Ω resistors are equivalent to Ω and so we have a potential divider and X = = 0.7. If we set the other source to zero (see right diagram) we can combine the Ω and Ω parallel resistors to obtain. =. Ω. We again have a potential divider giving X =. =.7. Adding these together gives X = 0.7.7 = V. U = 0 U = 0. KCL at node Y gives Y Y X = 0 which rearranges to X Y = 0. We also have the equation of the dependent voltage source: X = Y. We can conveninetly eliminate Y between these two to give X = 0 and so X =.. We first pick a ground reference at one end of the network and label all the other nodes. The equivalent resistance is now V I. We assume that we know V and then calculate I. KCL at node A gives A V A B A = 0 from which A B = V or B = A V. KCL at node B gives B V B A B = 0 from which B A = V. Substituting B = A V into this equation gives A A = V or A = 8 V which in turn gives B = A V = 8 8V. The current I is the sum of the currents throught the rightmost two Ωresistors: I = A B = 7V. So the equivalent resistance is V I = 7 Ω. Solution Sheet Page of

Ver 8 E. Analysis of Circuits (0). If V AB = 0 then no current flows through the k resistor, so the two vertical resistor chains form potential dividers. In the leftmost chain, V A = 0 = 0 V. Since V AB = 0, V B = V A = 0 = 0 R R which implies that R = k. KCL at nodes A gives A 0 A A B = 0 which gives A B = 0 or B = A 0. KCL at node B now gives B 0 B R B A = 0 into which we can substitute the expression for B to get A 0 A 0 R A 0 = 0 from which A = 0R R. Substituting this into B = A 0 gives B = 0R 0 R R and hence A B = R. If we can detect a value of A B = mv = 0.0 then the corresponding value of R is the solution to 0 R R = 0.0 which gives.0r = 99.9 from which R = 99. Ω which is a change of.8 Ω or 0.%.. We label the nodes as shown below (using X instead of V X for ease of writing). Note that when we have labelled the upper node of the floating voltage source as Y we can label the lower node as Y and do not need another variable. KCL at node X gives X 9 X Z X Y = 0 which gives X Y Z =. KCL at node Z gives Z Z X Z Y = 0 which gives X Y 8Z =. Finally, KCL at the supernode {Y, Y } gives Y X Y Z = 0 from which X Y Z = 0. Solving these three simultaneous equations gives X =, Y = and Z = 8. An alternative approach is to notice that the three rightmost components are in series and so you can reorder them without affecting the rest of the circuit to give the simplified circuit shown above. Now, we only have two unknowns and hence only two simultaneous equations to solve. KCL at node X W X W X gives X 9 gives W X W X give X = and W = 7. W = 0 which gives X W = 87. KCL at the supernode {W, W } = 0 from which X W = 7. These equations are easily solved to. Since the floating voltage source is a dependent voltage source, we need to label its two ends with separate variables (see below). We now write down a KCL equation for the supernode shown shaded: Y 8 Y X 8 9 X = 0 which simplifies to X 8Y =. We also need to express the voltage source value in terms of nodal voltages: Y X = 8I = 8 X = X which rearranges to give Y = 7 X. Substituting this in the previous equation gives X 8 7 X = which simplifies to X = from which X =. Solution Sheet Page of