Deembedding Effects on Cold S-parameter Measurements

Similar documents
1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

Bipolar junction transistors

Impedance Measurements for Successful Device Modeling

Chapter 2. Digital Logic Basics

Lecture 37: Frequency response. Context

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

and cables for offshore wind connection

HICUM Parameter Extraction Methodology for a Single Transistor Geometry

ECEN 326 Electronic Circuits

Probe Tip Characterization Using Self-Calibration. Lab. RF Modeling

Sinusoidal Steady State Analysis (AC Analysis) Part I

EE221 - Practice for the Midterm Exam

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

The Miller Approximation

Lowpass L Matching Network Designer

EE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Refinements to Incremental Transistor Model

ECE 304: Bipolar Capacitances E B C. r b β I b r O

Workshop WMB. Noise Modeling

Transistor Characteristics and A simple BJT Current Mirror

EE313 Fall 2013 Exam #1 (100 pts) Thursday, September 26, 2013 Name. 1) [6 pts] Convert the following time-domain circuit to the RMS Phasor Domain.

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

EE221 Circuits II. Chapter 14 Frequency Response

Device Physics: The Bipolar Transistor

BIPOLAR JUNCTION TRANSISTOR MODELING

EE221 Circuits II. Chapter 14 Frequency Response

University of Pittsburgh

Superposition (take 3)

5-V Low Drop Fixed Voltage Regulator TLE

DATA SHEET. 048 RML Aluminum electrolytic capacitors Radial Miniature Long-Life. BCcomponents

Chapter 4 Transients. Chapter 4 Transients

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

EECE 301 Signals & Systems Prof. Mark Fowler

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

Investigation of New Bipolar Geometry Scaling Laws

Multistage Amplifier Frequency Response

Philadelphia University Faculty of Engineering Communication and Electronics Engineering

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DC and AC Impedance of Reactive Elements

Type Marking Pin Configuration Package BGA427 BMs 1, IN 2, GND 3, +V 4, Out SOT343. Maximum Ratings Parameter Symbol Value Unit Device current I D

EE105 Fall 2014 Microelectronic Devices and Circuits

Linear Phase-Noise Model

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Alternating Current Circuits. Home Work Solutions

I. Frequency Response of Voltage Amplifiers

Basics of Network Theory (Part-I)

Layout-Optimization of Power-Devices. Frederik Vanaverbeke, J. Das, H. Oprins, J. Derluyn, M. Germain, W. De Raedt

Capacitor ESR Measurement with Bode 100 and B-WIC

Basics of Network Theory (Part-I)

International Distinguished Lecturer Program

Inductive & Capacitive Circuits. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

single single single yellow S HH H Maximum Ratings at T A = 25 C, unless otherwise specified Parameter Symbol Value Unit Diode reverse voltage V R

CHAPTER 22 ELECTROMAGNETIC INDUCTION

Physics 115. General Physics II. Session 24 Circuits Series and parallel R Meters Kirchoff s Rules

T C MEASURED POINT G1 E1 E2 G2 W - (4 PLACES) G2 E2 E1 G1

Type Marking Pin Configuration Package BFR93AW R2s 1=B 2=E 3=C SOT323

Name. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7.

FEATURES OF 74F06A, 74F07A

DISCRETE SEMICONDUCTORS DATA SHEET. BLT92/SL UHF power transistor

Accurate transit time determination and. transfer current parameter extraction

CHAPTER 45 COMPLEX NUMBERS

Transistor's self-und mutual heating and its impact on circuit performance

5-V Low Drop Fixed Voltage Regulator TLE 4279

Synthesis procedure for microwave resonant circuits.

CHAPTER 4. Circuit Theorems

Chapter 2. Small-Signal Model Parameter Extraction Method

Capacitors (Chapter 26)

Unit 21 Capacitance in AC Circuits

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

Module 4. Single-phase AC Circuits

DISCRETE SEMICONDUCTORS DATA SHEET. BLW33 UHF linear power transistor

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

Sadayuki Yoshitomi. Semiconductor Company 2007/01/25

IMPEDANCE and NETWORKS. Transformers. Networks. A method of analysing complex networks. Y-parameters and S-parameters

POWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn

handbook, 050/052 4 columns smaller

This chip is used for: power modules. Applications: drives G. Mechanical Parameters Raster size 9.47 x 12.08

Type Marking Pin Configuration Package BFR93A R2s 1=B 2=E 3=C SOT23

Circle the one best answer for each question. Five points per question.

ECE 6340 Intermediate EM Waves. Fall 2016 Prof. David R. Jackson Dept. of ECE. Notes 15

Switching Flow Graph Model

This chip is used for: power modules. Applications: drives G. Mechanical Parameters Raster size x 13.63

Probleme bei der Parameterextraktion an Raumladungskapazitäten? Werner Graudszus Bipolar-Arbeitskreis 2002

FEATURES Internal matching for an optimum wideband capability and high gain Emitter-ballasting resistors for optimum temperature profile Gold

Electric Circuits I FINAL EXAMINATION

Type Marking Pin Configuration Package BFQ19S FG 1 = B 2 = C 3 = E SOT89

Transient thermal measurements and thermal equivalent circuit models

CE/CS Amplifier Response at High Frequencies

mywbut.com Lesson 6 Wye (Y) - Delta ( ) OR Delta ( )-Wye (Y) Transformations

REACTANCE. By: Enzo Paterno Date: 03/2013

MITSUBISHI ELECTRIC CORPORATION Prepared by S.Iura A S.Iura B S.Iura

5 V/10 V Low Drop Voltage Regulator TLE 4266

5-V Low-Drop Fixed Voltage Regulator TLE 4269

A two-port network is an electrical network with two separate ports

Bipolar Junction Transistor (BJT) - Introduction

Electronics II. Midterm #1

CHAPTER.4: Transistor at low frequencies

ASM-HEMT Model for GaN RF and Power Electronic Applications: Overview and Extraction

Transcription:

Deembedding Effects on Cold S-parameter Measurements by Jörg Berkner and and Infineon Technologies, Munich 0

Outline Cold S-parameter measurements Two Step Deembedding OPEN and SHORT subcircuit modeling Effect of OPEN and SHORT on extracted capacitances Summary 1

Cold S-Parameter Measurements (1) Cold S-parameter measurements are measurements for space charge capacitance determination, using an inactive transistor In a certain frequency range, a PI circuit assumption is valid for the DUT, and C BE, C BC and C CS may be extracted 2 Meas.1: C BE (V) and C BC (V) V B is sweep Meas.2: C BC (V) and C CS (V) V C is sweep

Cold S-Parameter Measurements (2) Y Assuming a PI circuit for the inactive DUT, we have the following Y matrix: PI YA + Y = YC C Y Y B C + Y C Y ( C + C ) ( C + ) B CC The capacitances CBE, CBC and CCs may be calculated now as: PI = jω A jωc C C jω jωc C C = C = ( )/ ω C = C = ( )/ 2ω IMAG Y 11 Y 12 BE A + IMAG Y 12 Y 21 BC C + 3 ( )/ ω CCS = CB = IMAG Y 22 + Y 12

Deembedding effects on Cold S-Parameter Meas. Example: Typical characteristic for CBC vs. f 4

Outline Cold S-Parameter measurements Two Step Deembedding OPEN and SHORT subcircuit modeling Effect of OPEN and SHORT on extracted CV curves Summary 5

. 2 step deembedding (1) As for each S-parameter measurement, a deembedding is necessary for cold S-parameter measurements We used here the 2 step deembedding 6 2 step deembedding is based on the assumption, that the DUT is surrounded by a PI-structure OPEN and a T-structure SHORT This presentation investigates the effect of the OPEN and SHORT on the extracted capacitance results

2 step deembedding (2) The 2 step deembedding principle Step1: DUT is Deembedded from OPEN Step2: first the SHORT must be is deembedded from OPEN, then result from step1 is deembedded from SHORT Y A = Y DUT Y OPEN YA Z A Y Y SHORT OPEN SHORT OPEN Z = Y SHORT Y SHORT OPEN OPEN 7 Z = B = Z A Z SHORT OPEN Z TRAN

2 step deembedding (3) The cold-s-parameter were 2-step deembedded as described above. It were used OPEN- and SHORT-measured data of two different chips. chip1 chip2 8 The Problem: the measured 2-step deemdedded CBC data for chip 1 and chip 2 differ significantly Because of the differences between chip1 and chip2, the deembedding effects were investigated in detail

Outline Cold S-Parameter measurements Two Step Deembedding OPEN and SHORT subcircuit modeling Effect of OPEN and SHORT on extracted CV curves Summary 9

OPEN and SHORT subcircuit modeling (1) In a first step we extracted model parameters for the measured OPEN and SHORT, using the following subcircuit models R 11 R 22 B L 1 R 1 R 2 L 2 C L 3 10 OPEN was modelled using a PI equivalent circuit with non-ideal capacitances SHORT was modelled using a T equivalent circuit with non-ideal inductances R 3

OPEN and SHORT subcircuit modeling (2) Chip1 Chip2 Chip1/Chip2 C10[fF] 72.01 67.4 107% R10[O] 16.05 13.26 121% C20[fF] 70.56 70.74 100% R20[O] 9.372 12.79 73% C12[fF] 10.23 9.767 105% R12[mO] 31.28 17.48 179% Extracted subcircuit-modelparameters for the OPEN Except R12, the differences are lower than 20 % 11

OPEN and SHORT subcircuit modeling (3) C10, C20 C12 12 Open capacitance vs. f, comparison of measurement and model for chip1 The used subcircuit model delivers a sufficient fit to measured data

OPEN and SHORT subcircuit modeling (4) Chip 1 Chip 2 Chip1/ Chip2 R1[O] 3.42 1.16 295% L1[pH] 119.4 42.51 281% R 11 R 22 R11[O] 26.3 36.55 72% B L 1 R 1 R 2 L 2 C R2[mO] 330.3 301 110% L 3 L2[pH] R22[kO] R3[mO] L3[pH] 41 34.21 75.76 6.775 34.24 26.6 73.69 6.881 120% 129% 103% 98% R 3 13 Extracted subcircuit-modelparameters for the SHORT Model parameters R1 and L1 show largest difference

OPEN and SHORT subcircuit modeling (5) Imag(Z1) Real(Z1) Short Imag(Z1) and Real(Z1) vs. f, comparison of measurement and model Again, the used subcircuit model delivers a sufficient fit to measured data 14

Outline Cold-S-parameter measurements Two Step Deembedding OPEN and SHORT subcircuit modeling Effect of OPEN and SHORT on extracted CV curves Summary 15

Effect of OPEN and SHORT (1) To investigate the effect of OPEN and SHORT on the extracted capacitance values, we created synthetic data first In this way it was possible to find out, which model parameters of the OPEN and the SHORT are most important for the deembedding of cold S-parameter measurements The procedure in detail: 1. Simulation of OPEN and SHORT using certain model parameters 2. Conversion of simulated data into measured data (= synthetic data) 3. Deembedding of cold S-parameter measurements using the synthetic data 16

Effect of OPEN and SHORT (2) a) b) Comparison of CBC data with deembedding using a) measured data and 17 b) simulated (= synthetic) data

Effect of OPEN and SHORT (3) The influence of L1_short on the Cold S-Parameter deembedding is investigated further The parameter L1-short was chosen, because it is the model parameter, which differs most between chip1 and chip2 and probably causes the different characteristics Based on the extracted parameters for chip 1 L1_short was varied between 10pH and 160pH 18

Effect of OPEN and SHORT (4) 19 CBE vs. f Deembedding with L1_short=10pH

Effect of OPEN and SHORT (5) 20 CBC vs. f Deembedding with L1_short = 60pH

Effect of OPEN and SHORT (6) 21 CBC vs. f Deembedding with L1_short = 100pH

Effect of OPEN and SHORT (7) 22 CBC vs. f Deembedding with L1_short = 160 ph

Outline Cold-Sparameter measurements Two Step Deembedding OPEN and SHORT subcircuit modeling Effect of OPEN and SHORT on extracted CV curves Summary 23

Summary The OPEN and SHORT measured data were simulated using subcircuit PI- / T- models Based on the extracted parameters, synthetic measured data were generated and used for deembedding the cold S- Parameters This method was used to investigate the influence of the extracted parameters on the deembedding Using the synthetic data we were able to reproduce the different characteristics of chip 1 and chip 2 We found out, that L1_short has biggest influence on the deembedding of the cold S-Parameters 24