KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 7 DC BIASING FETS (CONT D)

Similar documents
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D)

Chapter7. FET Biasing

Lecture 11: J-FET and MOSFET

Chapter 6: Field-Effect Transistors

Chapter 13 Small-Signal Modeling and Linear Amplification

Biasing the CE Amplifier

JFET Homework. Nov. 4, 2007, rev. Nov. 12, 2015

Chapter 4 Field-Effect Transistors

(Refer Slide Time: 1:49)

Operational Amplifiers

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Homework Assignment 09

INFORMATION ABOUT THE COURSE

Circle the one best answer for each question. Five points per question.

CHAPTER 7 - CD COMPANION

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Homework Assignment 08

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

SOME USEFUL NETWORK THEOREMS

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE-305: Fall 2017 MOS Capacitors and Transistors

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

PHYS225 Lecture 9. Electronic Circuits

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

EE105 Fall 2014 Microelectronic Devices and Circuits

Charge The most basic quantity in an electric circuit is the electric charge. Charge is an electrical property of the atomic particles of which matter

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Digital Electronics Part II - Circuits

6.012 Electronic Devices and Circuits

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Lecture 7: Transistors and Amplifiers

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Electronics II. Midterm #2

At point G V = = = = = = RB B B. IN RB f

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

N-Channel Enhancement-Mode Vertical DMOS FET

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

ECE 342 Electronic Circuits. 3. MOS Transistors

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

S.E. Sem. III [ETRX] Electronic Circuits and Design I

FET Small-Signal Analysis

Figure 1: MOSFET symbols.

University of Toronto. Final Exam

VI. Transistor amplifiers: Biasing and Small Signal Model

EE 330 Lecture 25. Small Signal Modeling

Electronic Circuits Summary

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Tutorial #4: Bias Point Analysis in Multisim

PPM3T60V2 P-Channel MOSFET

BJT Biasing Cont. & Small Signal Model

ECE 546 Lecture 11 MOS Amplifiers

55:041 Electronic Circuits The University of Iowa Fall Exam 2

Electronics II. Midterm II

Review of Circuit Analysis

Electronics II. Final Examination

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

Electronics II. Final Examination

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

CLASS 12&13 JFET PARAMETERS AND BIASING

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

PDM6UT20V08E N-Channel and P-Channel,20V,Small signal MOSFET

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

MOSFET Physics: The Long Channel Approximation

Forward-Active Terminal Currents

à FIELD EFFECT TRANSISTORS

CHAPTER.4: Transistor at low frequencies

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Time Varying Circuit Analysis

ESE319 Introduction to Microelectronics. Feedback Basics

BJT Biasing Cont. & Small Signal Model

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

Feedback and Oscillator Circuits

ESE319 Introduction to Microelectronics. Output Stages

6.012 Electronic Devices and Circuits Spring 2005

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

IFB270 Advanced Electronic Circuits

Electronics II. Final Examination

AO4620 Complementary Enhancement Mode Field Effect Transistor

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Transcription:

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 1 7 DC BIASING FETS (CONT D) Most of the content is from the textbook: Electronic devices and circuit theory, Robert L. Boylestad, Louis Nashelsky, 11 th ed, 013

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 7.7 Enhancementtype MOSFETS The transfer characteristics of the enhancementtype MOSFET are quite different from those encountered for the JFET and depletiontype MOSFETs, resulting in a graphical solution quite different from those of the preceding sections. First and foremost, recall that for the n channel enhancementtype MOSFET, the drain current is zero for levels of gatetosource voltage less than the threshold level V T. For levels of V GS greater than V T the drain current is defined by I D = k V GS V T Since specification sheets typically provide the threshold voltage and a level of drain current (I D (on)) and its corresponding level of V GS on, two points are defined immediately. To complete the curve, the constant k of must be determined from the specification sheet data I D = k V GS V T I D (on) = k V GS on V T

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 3 Example 7.9: (Feedback Biasing) V DD = 1 V I D on = 6 ma V GS on = 8 V V T = 3 V R G = 10 M R D = k C 1 = 1 μf C = 1 μf V DD R G for the enhancementtype MOSFET determine V GS, I D, V DS R D C Using I D on and V GS on k = 0.4 x 10 3 A/V I D = k V GS V T V GS = V DD I D R D I D =.75 ma V GS = 6.4 V V DS V GS = 6.4 V Intersection of two equations is the Q point V i C 1 V GS V DS V o

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 4 Example 7.10: (Voltage Divider Configuration) V DD = 40 V I D on = 3 ma V GS on = 10 V V T = 5 V R 1 = 0 M R = 18 M R D = 3 k R S = 80 For the n channel depletiontype MOSFET Determine V GS, I D, V DS R 1 R I G V DD V GS R D I D I S R S V DS Using I D on and V GS on k = 0.1 x 10 3 A/V V DD V G = R = 18 V R 1 R I D = k V GS V T V GS = V G I D R S I D = 6.7 ma V GS = 1.5 V V DS = 14.4 V Intersection of two equations is the Q point

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 5 7.8 Combination Networks Now that the dc analysis of a variety of BJT and FET configurations is established, the opportunity to analyze networks with both types of devices presents itself. Fundamentally, the analysis simply requires that we first approach the device that will provide a terminal voltage or current level. Example 7.11: Determine V G, V C for the network V DD = 16 V I DSS = 1 ma V P = 6 V β = 180 R 1 = 8 k R = 4 k R G = 1 M R D =.7 k R E = 1.6 k R 1 R R G V DD R D R E V D V C 5 R V TH = V DD = 3.63 V R R 1 R TH =18.57 k V TH = R TH I B V BE R E I E 3.63 0.7 I B = 18.57x10 3 = 9.485 μa 181 1.6x103 I E =1.717mA I C =1.707mA I D = I S = I C = 1.707mA I D = I DSS 1 V GS V P V GS = 3.737 V V G = V BE R E I E =3.447 V V S = V C = V G V GS = 7.184 V V DD =R D I D V D V D =11.391 V V DS = 4.07 V

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 6 Example 7.1: Determine V D for the network V DD = 16 V I DSS = 8 ma V P = 4 V β = 80 R B = 470 k R C = 3.6 k R S =.4 k R B V CC R C V C I D = I DSS V GS = I D R S V GS =.4 V I D = 1 ma 1 V GS V P I E = 1mA I C = 0.988 ma I B = 1.346 μa V D V CC =R C I C V C V C =1.443 V V CC =R B I B V BE V D V D =9.497 V R S

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 7 7.9 Design Example 7.13: To have network with V D = 14 V, I D = ma determine values of R D and R S V DD = 0 V I DSS = 6 ma V P = 3 V V DD R D I D I G V GS I S V DS R S V DD = R D I D V D 6 R D = = 3k x10 3 I D = I DSS I D I DSS 0.5 1 V GS V P = 1 V GS 3 V GS = { 1.68, 4.73} V 1.68 = R S I D R S = 634

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 8 Example 7.14: To have network with V D = 1 V, V GS = V determine value R S V DD = 16 V R 1 = 91 k R = 47 k R D = 1.8 k R 1 V DD R D V DD V G = R = 5.44 V R 1 R V DD = R D I D V D 6 I D = =. ma 1.8x103 V GS = V G I D R S I G I D R S = 3.35k R V GS I S V DS R S

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 9 8 OPERATIONAL AMPLIFIERS Most of the content is from the textbook: Electronic devices and circuit theory, Robert L. Boylestad, Louis Nashelsky, 11 th ed, 013

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 10 8.1 Introduction An operational amplifier, or opamp, is a very high gain differential amplifier with high input impedance and low output impedance. Typical uses of the operational amplifier are to provide voltage amplitude changes (amplitude and polarity), oscillators, filter circuits, and many types of instrumentation circuits. An opamp contains a number of differential amplifier stages to achieve a very high voltage gain. SingleEnded Input Singleended input operation results when the input signal is connected to one input with the other input connected to ground.

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 11 8. OPAMP BASICS An operational amplifier is a very high gain amplifier having very high input impedance (typically a few mega ohms) and low output impedance (less than 100 ). The basic circuit is made using a difference amplifier having two inputs (plus and minus) and at least one output. The plus () input produces an output that is in phase with the signal applied, whereas an input to the minus () input results in an oppositepolarity output.

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 1 The basic circuit connection using an opamp is shown in the figure. The circuit provides operation as a constantgain multiplier. An input signal V 1 is applied through resistor R 1 to the minus input. The output is then connected back to the same minus input through resistor R f. The plus input is connected to ground. Since the signal V 1 is essentially applied to the minus input, the resulting output is opposite in phase to the input signal.

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 13

KOM751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU Control and Automation Dept. 14 V i = R f V R 1 R 1 R 1 A f R 1 R V V i f R f V i = V R f (1 A V )R 1 1 if A V 1 and A V R 1 R f V i = R f A V R V 1 1 V o = A VV i V i V i V o = R f V 1 R 1 = A V V i R f A V R 1 V 1 = R f R 1 V i V 1