BASIC SQUARE WAVE-TRIANGULAR WAVE OSCILLATOR

Similar documents
IDEAL OP AMP ANALYSIS

ESE319 Introduction to Microelectronics. Output Stages

analyse and design a range of sine-wave oscillators understand the design of multivibrators.

Time Varying Circuit Analysis

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

Nonlinear Op-amp Circuits

Figure Circuit for Question 1. Figure Circuit for Question 2

Section 4. Nonlinear Circuits

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

LECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d)

U1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Homework Assignment 08

Electronic Circuits Summary

ET4119 Electronic Power Conversion 2011/2012 Solutions 27 January 2012

DIGITAL TO ANALOG CONVERTERS

u (t t ) + e ζωn (t tw )

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

Operational amplifiers (Op amps)

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

ECE3050 Assignment 7

RC Circuits. Equipment: Capstone with 850 interface, RLC circuit board, 2 voltage sensors (no alligator clips), 3 leads V C = 1

ENGG 1203 Tutorial. Solution. Op Amps 7 Mar Learning Objectives. Determine V o in the following circuit. Assume that the op-amp is ideal.

ENGG 1203 Tutorial. Op Amps 10 Oct Learning Objectives. News. Ack.: MIT OCW Analyze circuits with ideal operational amplifiers

S.E. Sem. III [ETRX] Electronic Circuits and Design I

ECE 2100 Lecture notes Wed, 1/22/03

Lecture 17 Push-Pull and Bridge DC-DC converters Push-Pull Converter (Buck Derived) Centre-tapped primary and secondary windings

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

PHYSICS 171 UNIVERSITY PHYSICS LAB II. Experiment 6. Transient Response of An RC Circuit

PHYS225 Lecture 9. Electronic Circuits

Class #12: Experiment The Exponential Function in Circuits, Pt 1

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Op Amp Packaging. Op Amps. JFET Application Current Source

Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode

Analog Computing Technique

Print Name : ID : ECE Test #1 9/22/2016

PURPOSE: See suggested breadboard configuration on following page!

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

Module 24: Outline. Expt. 8: Part 2:Undriven RLC Circuits

First Order RC and RL Transient Circuits

Inductance, RL Circuits, LC Circuits, RLC Circuits

Chapter 10 Feedback. PART C: Stability and Compensation

ECE2210 Final given: Spring 08

0 t < 0 1 t 1. u(t) =

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

Physics 212. Lecture 11. RC Circuits. Change in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1

Homework Assignment 09

Lecture 39. PHYC 161 Fall 2016

Designing Information Devices and Systems I Spring 2019 Homework 11

Exercise 1: Capacitors

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

6.3. Transformer isolation

The output voltage is given by,

Analog and Telecommunication Electronics

Homework assignment from , MEMS Capacitors lecture

Chapter 10 Instructor Notes

OPERATIONAL AMPLIFIER APPLICATIONS

AN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO

Designing Information Devices and Systems I Discussion 8B

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Basic Principles of Sinusoidal Oscillators

LAPLACE TRANSFORMATION AND APPLICATIONS. Laplace transformation It s a transformation method used for solving differential equation.

MT3451 Series BiCMOS, Latch, Hall-Effect Magnetic Position Sensors

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

NCS1002A. Constant Voltage / Constant Current Secondary Side Controller

55:041 Electronic Circuits The University of Iowa Fall Final Exam

OPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier

Lab #4 Capacitors and Inductors. Capacitor Transient and Steady State Response

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

The RC Time Constant

EXPERIMENT 5A RC Circuits

or Op Amps for short

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce

Frequency Dependent Aspects of Op-amps

Basics of Network Theory (Part-I)

UNISONIC TECHNOLOGIES CO., LTD TDA7269

Switching Current Study: Hysteresis Measurement of Ferroelectric Capacitors using Current-Voltage Measurement Method

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

8 sin 3 V. For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0.

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 7: September 19th, The following slides were derived from those prepared by Professor Oldham for EE40 in Fall 01. Version Date 9/19/01

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

An Ultra Low Resistance Continuity Checker

B. T(s) Modification Design Example 1. DC Conditions 2. Open Loop AC Conditions 3. Closed Loop Conditions

Handout 10: Inductance. Self-Inductance and inductors

1 de 7 10/19/03 11:23 AM

RC & RL Transient Response

RC & RL TRANSIENT RESPONSE

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Analog Design Challenges in below 65nm CMOS

Edited By : Engr. Muhammad Muizz bin Mohd Nawawi

AN8814SB. 4-channel driver IC for optical disk drive. ICs for Compact Disc/CD-ROM Player. Overview. Features. Applications.

C R. Consider from point of view of energy! Consider the RC and LC series circuits shown:

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Section 1: Common Emitter CE Amplifier Design

Transcription:

BAS SQUAE WAVE-TANGULA WAVE OSLLATO. ircuit description NTEGATO SHMTT TGGE E E E B O by O +Vsat -Vsat UT N N Vsup Vref LT The above oscillator is basically a switched integrator that outputs a triangular wave whose slopes are controlled by the charging current of, more specifically: V o LT VSAT VSAT 0.5 T E E E E UT ( + ) T ( UT LT)( + ) We can see on the above waveforms that if the capacitor charging current is doubled, the frequency of oscillation also doubles because the capacitor is charged twice as fast which results in a slope dv o /dt twice as large. Note here that the capacitor is charged linearly and not exponentially because the charging current is constant. f the +ve and ve saturation voltages are the same, only then are the +ve and ve charging currents the same which results in a 50% duty cycle square wave. UT and LT are the trigger voltages of the Schmitt trigger.. Sauriol ev. /3/003 age

øöçèæ V O 0.5T 0.5T UT m + m - LT +V sat V O -V sat V + V + V E O E + E V ref. Analysis example V - V E O E + E NTEGATO SHMTT TGGE 0k 0k 0 n 0k 30k O 0. u O +Vsat -Vsat UT 0k 00k +V Vref LT Assuming the op amps are L347 with the following specs: Specs for V sup ±5V minimum typical maximum O/ Voltage swing, L 0K ±V ±5V --- / voltage range ±V, -V --- Determine the two O/ waveforms showing voltages and range of W and SW of square wave. Assume ±V supply voltages and typical op amp parameters. Analysis of trigger points of O: LT -0.833V 0.8 3 0 k 30 k V+ +V 0.83 +0.5V UT +6.67V 0.47 0k V+ +V 30 k 0.47-0.5V. Sauriol ev. /3/003 age

V O T T 33.3 µ s 66.6 µ s V O 6.66 ( 0.833) 0n 66.66 µ s 33.3 µ s 0.5 0k 0k 3.75 khz 7.5 khz NOTE: f the +ve and ve saturation voltages are not exactly equal, then the integrator capacitor charge and discharge currents will be different and the duty cycle will not be exactly 50%. To remedy this, one should use rail-to rail op amps with matching +ve and ve supply voltages provided by a dual tracking regulator. 3. Design example Design an oscillator that meets the following specifications: Supply Voltages: ±5V Op amps: O9 DUAL rail-to-rail / and O/ requency range: khz to 5 khz Triangular wave: ±V Square wave: ±5V with fixed 50% duty cycle and 0V with 0% to 00% adjustable duty cycle. Sauriol ev. /3/003 age 3

Schmitt Trigger Design. No pull-up resistor required + V V 5 ( 5) O. O.5 E K and K UT LT ( ) 30 E 3. alculation of V E V E V + 0V at triggering Therefore the ve / of A has to be grounded. LT -V 0.67 k V+ 0V 30k 0.67 4. B k 30k 8.57k 8. k ntegrator Design Let VO 40 kv / s 8 kv / s ( ) 00µ 500µ max, therefore 0. 5 n 40 kv / s 8 kv / s Let + 50k E E E + 8409 5600.8k + E E VO n n 5V 568 8409 0.88 0.76 par.8k 5.6k 8.7k par 4.94k 43k ( 40k 8k) Let closest pot value above is 50K, therefore ( + ) 7.6k 8k Standard pots available: k, k, 5k, 0k, 0k, 50k, 00k, 00k, 500k Level Detector Design E E ave B 0.88 0.76 E 5.6K A3 is powered with only to obtain 0V and levels at the O/, therefore we cannot apply the triangular wave directly to the / of A3. The two resistors will attenuate the triang. wave by 50% and will also pull it up to +.5V average. 3 provides a little D hysteresis to prevent O/ chattering of A3. Let the hysteresis be 0 mv.. Sauriol ev. /3/003 age 4

To be safe and ensure that 0% to 00% range is covered, let V 3 - range from.v to 3.8V. + 3.8v -.V min +.V - V- 3.8V max max 0 3.8. 3.66-0.379V + - 3.4 V + 3.4..85 /.85 /3.66 V - min V - max 0000 3509 3600 37 00.70 3.776 0000 3509 3600 37 00.50 3.784 0000 3509 3300 04 000.63 3.846 0000 3509 3300 04 00.50 3.854 Assuming mid-range setting of pot for balancing / resistance of A3 (for min O/ offset voltage), we have N 3 3.3K ( 000 + 0 0K ) 3 767 538 0.5 653 ave 653 3306 (3.3K ) + + V V 5 0 3.3k 3 O 3 O 50 3 50 4.5k (430k ) UT LT 0m N. Sauriol ev. /3/003 age 5

inal ircuit 43K 50K 5.6K n 0K 30K EQUENY khzto5khz 8K A O9 8.K A O9 50% DUTY YLE 430K +V 3.3K 3.3K -V TANGULA WAVE OUTUT 0K 3.3K K A3 O9 390 DUTY YLE SNESHAE 0. u O9 A4.5K N448 SNEWAVE OUTUT THD < % The sineshaper uses the diodes non-linearity to distort the triangular wave into a crude sinewave that usually has less than % THD (total harmonic distortion) which is typical for a general purpose lab function generator but not good enough for testing audio equipment where < 0.0% THD would be required for the sinewave test signal. To adjust the amplitude of the output waveforms, we could have a S4T (single pole, quadruple throw) switch that selects one of the four O/ waveforms and then use a potentiometer to control the final amplitude of the selected waveform.. Sauriol ev. /3/003 age 6