Mean Time Between Failure of Ring Arbiter with Requests Differing in Incidences

Similar documents
Remember. Passover: A Time. The to

Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.

Chapter 7 Sequential Logic

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

Menu. Part 2 of 3701: Sequential Digital Machines Latches and Flip-Flops: >S-R latches >D latches >T latches. Comb. n. Logic. m Q.

Problem Set 9 Solutions

MEDWAY SPORTS DEVELOPMENT

Counters. We ll look at different kinds of counters and discuss how to build them

Mealy & Moore Machines

Digital Electronics. Part A

Homework Assignment #5 EE 477 Spring 2017 Professor Parker

Visit to meet more individuals who benefit from your time

University of Minnesota Department of Electrical and Computer Engineering

Lecture 7: Logic design. Combinational logic circuits

INSIDE. Summary. A behind-the-curtain look at the artists, the company and the art form of this production. NewVictory.

Synchronization and Arbitration in GALS

Data Synchronization Issues in GALS SoCs

Latches. October 13, 2003 Latches 1

Gates and Flip-Flops

Multivariant analysis of drinking water quality parameters of lake Pichhola in Udaipur, India

Birth-death chain. X n. X k:n k,n 2 N k apple n. X k: L 2 N. x 1:n := x 1,...,x n. E n+1 ( x 1:n )=E n+1 ( x n ), 8x 1:n 2 X n.

Sample Test Paper - I

Science is asking questions. And living is not being afraid of the answer. The Science of Breakable Things by Tae Keller STEP 4: rhcbooks.

Sequential Logic Circuits

Your generosity brings smiles and hope!

Preparation of Examination Questions and Exercises: Solutions

HOMEPAGE. The. Inside. Beating the MARCH New Faces & Anniversaries. Spring Recipes. Beating the Winter Blues. ADP Rollout

P(X 0 = j 0,... X nk = j k )

Inside! Your Impact...p 5 How You Raised Awareness...p 9 The Bigger Picture...p 14

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

I. Motivation & Examples

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Queueing Networks G. Rubino INRIA / IRISA, Rennes, France

Construction of latin squares of prime order

PSEUDORANDOM BINARY SEQUENCES GENERATOR

Chapter 4. Sequential Logic Circuits

EE241 - Spring 2006 Advanced Digital Integrated Circuits

CHAPEL HILL HIGH SCHOOL - CONCEPT PLAN

Digital Logic Design - Chapter 4

EE 330 Lecture 39. Digital Circuits. Propagation Delay basic characterization Device Sizing (Inverter and multiple-input gates)

Exclusive OR/ Exclusive NOR

Sequential vs. Combinational

Optimal Circuits for Parallel Multipliers

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Chapter 2 Combinational Logic Circuits

University of Toronto. Final Exam

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

INDUSTRIAL, COMMERCIAL and DOMESTIC AREAS OF EXPERTISE

Sequential Logic Design: Controllers

Chapter 5 Arithmetic Circuits

BLESSINGS... Abundance to Share

I. Motivation & Examples

RUTH. land_of_israel: the *country *which God gave to his people in the *Old_Testament. [*map # 2]

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

Fundamentals of Digital Design

Chapter 3. Chapter 3 :: Topics. Introduction. Sequential Circuits

FYE 1-4-FUN! Fall 2012 First-Year Seminars

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2005

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

EE 209 Logic Cumulative Exam Name:

Equipping students to think biblically, live wisely and serve faithfully for over 30 years. MAY 2015 IMPORTANT DAYS IN MAY:

S.E. Sem. III [ETRX] Digital Circuit Design. t phl. Fig.: Input and output voltage waveforms to define propagation delay times.

Digital Circuits ECS 371

Designing Sequential Logic Circuits

Chapter 3. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 3 <1>

Boolean Logic Continued Prof. James L. Frankel Harvard University

Logical design of digital systems

EECS 141: SPRING 09 MIDTERM 2

Digital Fundamentals

ELEN Electronique numérique

APPH 4200 Physics of Fluids

Synchronous Sequential Circuit Design

CPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic

Stop Watch (System Controller Approach)

74F193 Up/Down Binary Counter with Separate Up/Down Clocks

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Final Examination

EFFICIENT MULTIOUTPUT CARRY LOOK-AHEAD ADDERS

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

Treball final de grau GRAU DE MATEMÀTIQUES Facultat de Matemàtiques Universitat de Barcelona MARKOV CHAINS

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

Your Choice! Your Character. ... it s up to you!

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

Homework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

THE INVERTER. Inverter

Student Jobs Fairs. YOUR ticket to student recruitment in Birmingham 2015 Version 1

Chapter 3. Antimagic Gl'aphs

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

T h e C S E T I P r o j e c t

Digital Electronics Final Examination. Part A

Metastability. Introduction. Metastability. in Altera Devices

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Issues on Timing and Clocking

Design of Reliable Processors Based on Unreliable Devices Séminaire COMELEC

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

UNIVERSITY OF CALIFORNIA

Synchronizers, Arbiters, GALS and Metastability

Trade-off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction

GMU, ECE 680 Physical VLSI Design 1

Transcription:

Memoirs of the Faculty of Engineering.Okayama University.VoI24, No.2. pp.79-87. March 1990 Mean Time Between Failure of Ring Arbiter with Requests Differing in Incidences Yoichiro SATO (Received January 9.1990) SYNOPSIS In asynchronous arbiters, failures may happen, caused by metastable operations. The purpose of this study is to derive a formula to estimate such failures in a ring arbiter as mean time between failures (MTBF), under the condition that incidences of requests issued in all devices are different from each other. The operation of the arbiter is formularized by a markov chain. This chain is used to decide the probability at which each of possible failures contributes to MTBF. The sum of such probabilities gives the MTBF which can be represented as a sum of a finite number of terms. As an example, MTBF of a ring arbiter composed of 3 cells is shown. 1. INTRODUCTION In computer systems, a resource is shared by two or more devices and conflicts may occur for its exclusive use. In order to resolve such conflicts, arbiters can be often used. In particular, an arbiter which allows devices to issue requests asynchronously is called an asynchronous arbiter. All asynchronous arbiters have a function to compare times of two or more signals occurring asynchronously. In most asynchronous arbiters, flip-flops (hereafter simply referred to FF) have been used to realize such this function[l)-[4l. Ifsuch times are critically near, metastable operations (hereafter referred to as MSO) occur in FFs, and in the worst case, failures may happen in any asynchronous arbiter[5l. Thus, it is a very important problem to develop useful ways to estimate such failures. We already proposed one of ways to estimate failures as the mean time between failures (hereafter simply referred to as MTBF)[6)-[8l. The MTBF can be estimated by the use of a formulas, which are derived from the markov chains represented the behaviors of asynchronous arbiters. In these formulas, however, it is assumed that incidences of requests in all devices are identical. Department of Information Technology 79

80 Yoichiro SATO In this study, we show a formula to estimate MTBF of a ring arbiter under the condition that incidences of requests in all devices are different from each other. First, the operation of this is formularized as a markov chain. Second, by the use of the markov chain the formula for estimating MTBF is derived. Finaliy, examples of estimating MTBF are shown. 2. MARKOV CHAIN OF RING ARBITER 2.1 Preconditions A ring arbiter (hereafter referred to as RA) consists of a number of identical cells GiS (1 :::; i :::; n, n ~ 2: n is the number of devices) connected in ring structure, as shown in Fig. 1. rj and Ai are the request signal and the acknowledgment signal in Gi, respectively. The value of ri is logically high (hereafter referred to as 1) iff the device i issues the request to G i, otherwise it is logically low (hereafter referred to as 0). The value of Ai is 1 iff Gi issues the acknowledgmemt to the device i, otherwise Ai = o. In RA, there is exactly one privilege, which circulates along the direction of arrows on it.(see Fig.l) When the privilege arrives at Gi, if ri = 0, it is immediately transferred to Gi+1. Here and in the following, the operation of the subscript i should be taken modulo n. On the other hand, when it arrives at Gi, if ri = 1, the corresponding request is acknowledged (Ai = 1), and it is transferred to G i +1 after the device i completes the use of the resource. If the arrival time of the privilege to G i gets close to the time when the request issues, a metastable operation (hereafter referred to as MSO) occurs in G i and in the worst case a failure may happen in RA. In this paper, MTBF (Mean Time Between Failures) on such a failure is estimated. In order to estimate MTBF, structures (including properties with respect to MSO) of cells and devices must be known. Hence, in this paper, following assumptions are set up. [Assumption 1] The time required for each device to use the resource on once arrival of the privilege is constant. -----:H:------- device i Fig. 1 Block diagram of ring arbiter.

Mean TimR Between Failure oj RinK A rbiler 81 [Assumption 2] Any failure never happens in any device. [Assumption 3] [Assumption 4] [Assumption 5] [Assumption 6] Structures of cells are identical. Propagation delay times on wires interconnecting cells and/or devices are zero. The duration time of MSO is zero. Each cell has a flip-flop (hereafter referred to as FF) to resolve the conflict of the two times, the privilege arrival and the request issuing. MSO can be occurred only in this FF. [Assumption 7] The following probabilities are known. (1) The probability that the request is acknowledged without any failure, when the privilege arrives at G i and MSO occurs. (W A ) (2) The probability that the request is not acknowledged without any failure, when the privilege arrives at G i and MSO occurs. (1 - WE - W A ) (3) The probability that any failure occurs, when the privilege arrives at G i and MSO occurs.(w E ) Under above assumptions, the operation of a cell is classified into following four operation modes (hereafter simply referred to as mode). [Mode 1] MSO never occurs and the request is never acknowledged. [Mode 2] Regardless of MSO occurring or not, the request is acknowledged without failures. [Mode 3] MSO occurs and the request is never acknowledged without failures. [Mode 4] MSO occurs and any failure occurs. An example of failures in the mode 4 is a misoperation in which the request is acknowledged and the privilege is transferred to the next cell at the same time. 2.2 State Transitions of Ring Arbiter When the privilege is transferred to cell G i, the probability of the mode occurring depends on those of all cells (including Gd when the privilege visits them last time, because the probability that each device issues the request depends on the duration time took for the privilege to circulate the ring last time. Consequently, in this paper the state of RA is defined as follows. Let mi denote the mode of G i at present time. If m J (1 ~ j ~ n, j =j:. i) is the mode of G J at last privilege visitation of G)' The probability of next mode of G i + 1 occurring is determined

82 Yoichiro SATO by the sequence of modes mi+i,' ", mn,m}, ',mi, where 1 ::; mj ::; 3, 1 ::; mi ::; 4; 1 ::; j ::; n, j =f i. Thus, we define the state of RA by this sequence. The occupation time of a state mi+1',. mnml' "mi is the same as the time when it takes for the privilege pass through Ci on mode mi. Furthermore, the transition probability that the state changes from mi+i'. mnml "mi to mi+2" 'mnml',,mim:+1 is written by B i+ 1 (m:+1 Imi+1'. mnml,, mi), m:+1 means the operation mode, when the privilege visits C i + 1 next time. If the configuration of RA is given, values of Bi+1S and these occupation times can be calculated under the assumption 1 rv 7. All over the operation of RA can be represented by a markov chain with n. 4. 3 n - 1 states. It is easily clarified that there exists a stationary state in this markov chain[61. Let Si( mi+i'. m n ml'., mi) and Si+1(mi+2'. mnml,. mim:+1) denote incidence probabilities of the state mi+1'. m n mi'. mi and mi+2'. mnml. mi m:+1' in the stationary state, respectively. Then, following equations hold from the definition of the stationary state, 3 L Si(mi+I'" mnml'" mi). Bi+l (m:+1!mi+1'" mi_l=l = Si+1(mi+2'" mnml... mim:+i), mnml'" mi) (1) n L L Si(mi+1... mnml'" mi) = 1, i=l Ki (2) where LK; shows the total sum about S, under the condition that the privilege stay C,. Thus, from n (3 n - 1) equations that take the same form of the equation (1), and the equation (2), all state incidence probabilities can be obtained. Let Mi(mD denote the probability that the cell C i falls into mode m: at arrival of the privilege M,(m:) is given from the definition by the following equation. Mi(m;) = L Si-I(m, mnml'" mi-i)' B,(m:lmi'" mnml'" mi-i)' Ki-l (3) Besides, under the condition that the privilege stays in Ci-I in the stationary state, the probability P that it passes through Ci without any failure and Ci+1 falls into mode m:+1 is given the following equation, P 3 L L Si-l(mi,mnml, mi-d m~=l Ki-l Bi(m:lmi'" mnml'" mi-i)' Bi+1(m:+1l m i+i'" mnml'" m;) 3 { L Mi-I(mi-I)}' {L Si(mi+1.., mnml... mi) mi_l=l Ki Bi+ 1(m:+1 Imi+1.,. mnml'" m;)}. (4)

Mean Tim Between Failure of RinK Arbiter 83 3. FORMULA OF ESTIMATING MTBF Let us select the starting time of estimating MTBF to the time (to) when the privilege is transferred to cell C j under the condition that RA stays at the stationary state. It is assumed that the privilege has passed through x cells without failures after the time to, modes of which are m1, m2,...,m},...,m x, 4 (1 :::; m) :::; 3, 1 :::; j :::; x) respectively, and that the failure just happens in the next cell. Note that m} means the mode of the cell to which the privilege reaches jth cell. The probability E i (m1m2'" m x 4), that the mode chain m1m2'" m}'" m x 4 happens, is given by, Ei (m1m2... m x 4) = L Si-1(m1-nm2-n'" mol Ki-I x IT B9(i,.,(mk+1 I m1-n+km2-n+k'" mi.), 1.=0 (5) (k i) = { k - [kin]. n + i (k - [kin]. n + i :::; n) g, k - [kin] n + i - n (k - [kin] n + i > n) K i - 1 = {mi'" mnm1" mi-ll1:::; m}:::; 3,1:::; j:::; n} where g(k, i) is the number assinged to the cell which the privilege can reach through k - 1 cells after to, and [,8] is a gauss operation of,8. And m1-nm2-n... mo is the state at to. On the other hand, from assumption 4 and 5, the time Ti(m1m2'" m x 4) taken for -the failure to happen in x + 1st cell, is given by, T;(m1m2'" m x 4) = LT(mj), x }=1 (6) where T(mj) is the duration that the mode of Cg(},i) stays at m)' Therefore, from the equations (5) and (6), the contribution T MF ; to MTBF under the condition mentioned above is given as follows; 00 T MF; L L T;(m1m2'" m x 4). E i (m1m2'" m x 4) x=1 K z 00 = L L L Si-1(m1-nm2-n'" mol x=1 K z Ki_l x x {LT(m})}. {IT B9(i,j)(mk+1 I m1-n+k m2-n+k.. mk)} j=l 1.=0

84 Yoichiro SATO 00 00 = L L LT(mj) L Si-1(m1-nm2-n'" mo) )=1 "'=) K. Ki-l '" {II B9(l,i) (mk+1 I m1-n+!<mz-n+!<'" mk)}' k=o (7) And from the equation (4), the equation (7) can be transformed as follows; 00 n 3 00 TMF; L{II( L Mh(mh))!U,h,i)} LLT(m1) )=1 h=1 mh=1 ",=1 K. L Sg(j,i)(m1-n m2-n'" mo) K,<J,i) '" II Bg(k,g(j,i))(mk+1 Im1-n+!<mZ-n+k'" mk), k=o (8) f(x, h,j) = [x/n] + 1 : (case 1 $ g(x, i) $ i-i, 1 $ h $ g(x, i) or i $ h $ n) : (case i $ g(x,i) $ n,i $ h $ g(x,i)) = [x/n] : (case 1 $ g(x,i) $ i -l,g(x,i) < h $ i-i) where f(x, h, j) is the times when the privilege arrives at C h : (case i $ g(x, i) $ n, 1 $ h $ i-lor g(x, i) < h $ n ), during 'li(mrm2... m",4), and the term followed to L::'=1 on the right side of the equation (8), is the mean time taken for the privilege to pass through Cg(),i)' Therefore, from assumption 1, 3, 4 and the equation (3), the equation (8) can be transformed to the next equation. T MFi 00 n 3 L{II( L Mh(mh))f(j,h,i)} )=1 h=r mh=1 {T1(Mg(j,i)(1) + M g(j,i)(3)) + (T1+ T 2 )Mg(),i)(2)}, (9) where T 1 and T z are the time required for the privilege to pass through one cell in the case of the the request acknowledged and not, respectively. Furthermore, rearranging the above equation in the respect to the values g(j, i)(l $ g(j, i) $ n), nh 3 oon3 TMFi L Hl( L MI(m'))}{L{II(L Mg(y,i) (V))} } h=1 1=1 mr=r k=o y=1 v=1 {Tr(Mg(h,i)(l) + Mg(h,i)(3)) + (T1+ Tz)M g(h,i)(2)}, (10) can be derived. Finally, TMFi is given by, TMF; n h 3 L UI( L M,(m,))}, {Tr(M g(j,i)(l) + Mg(j,i)(3)) + (Tr + Tz)Mg(j,i)(2)} h=r 1=1 mr=1

Mean Time Betwee" Failure of RinK A rbiler 85 n 3 / {1- II(L: Mg(y,i)(V))}, y=l v=l (11) 4. EXAMPLE As an example, we estimated MTBF of a ring arbiter which consists of three cells constructed as shown in Fig. 2. Let the propagation delay time of a NAND gate be 7(nsec), and let T 1 and T 2 be 14(nsec) and To + 21(nsec), respectively, where To denotes the time required for each device to use the resource each time. Furthermore, let WE = 10-3, W A = (1 - W E)/2, 1.12 = 0'2. 1.11 and 1.13 = 0'3. 1.11, where Ui denote the request incidence of the device i (1 ::; i ::; 3). Fig. 3 and Fig. 4 show results of MTBF estimated, assuming that To = 200(nsec), 0'2 = 1 and To = 300(nsec), 0'2 = 1, respectively. In both figures, relations between 0'3 and F M (normalized MTBF[9]), employing 1.11 as a parameter. According to these results, the value of F M changes as follows. Let U max be the maximum value among 'U1 rv 'U3 and let T a be the mean of the time required for the privilege to circulate the ring. If the value of U max is lower than l/t a, the value of F M is pretty small. On the contrary, it becomes higher than l/t a, the value of F M begins increasing remarkably. 5. CONCLUSION In this study, we derived a formula to estimate MTBF of ring arbiters under the condition that request incidences of devices are different from each other. By the use of this formula, practical values of MTBFs can be calculated easily if constructions of ring arbiters and devices are given. The procedure for deriving the formula can be also applied to that for other arbiters. Privilege Output r i Fig. 2 Circuit of a cell.

86 Yoichiro SATO 10 11 10 10 10 9 ::E 10 8 ~ 10 7 ---a-u1=10-8 -6 -+--Ul=lO -4 ---e-ul=10 -+--ul=10-2 10 6 10 5 10-4 10-2 10 2 10 4 10 6 10 8 G3 Fig. 3 Examples of calculated MTBF (To = 200(nsec)). 10 13 ~ ::E 10 1 10 9 10 8 10 7 ---a-ul=10-8 -+--ul=10-6 -4 ----ul=10 -+--ul=10-2 10 6 10 5 10-4 10-2 10 4 10 6 Fig.4 Examples of calculated MTBF (To = 300(nsec)).

Mean Tim<' Between Failure of RinK Arbiter 87 REFERENCES [1] W.W.Plummer: IEEE Trans.Comput., C-21(1972), 37-42. [2] T.Okamoto, M.Sakai, T.Hondou and T.Hosomi : Trans.IECE Japan, 59-D(1976), 582-583. [3] H.Yasuura and S.Yajima : Trans.IECE Japan, J61-D(1978), 917-924. [4] T.Okamoto and M.Fujiwara: Trans.IECE Japan, J64-D(1981), 846-853. [5] T.J.Chaney and C.E.Molnar : IEEE Trans.Comput., C-22(1973), 421-422. [6] T.Okamoto and Y.Sato : Trans.IECE Japan, J67-D(1984), 916-923. [7] T.Okamoto, Y.Sato and S.Fujiwara: Trans.IECE Japan, J68-D(1985), 1203-1209. [8] y'sato, H.Terasaka and T.Okamoto : Trans.IECE Japan, J71-D(1988), 2148-2154. [9] T.Okamoto and H.Terasaka : Trans.IECE Japan, J7D-D(1987), 1859-1865.