FYSE400 ANALOG ELECTRONICS

Similar documents
Class AB Output Stage

ESE319 Introduction to Microelectronics. Output Stages

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

Circle the one best answer for each question. Five points per question.

Transistor Characteristics and A simple BJT Current Mirror

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Bipolar Junction Transistor (BJT) - Introduction

Bipolar junction transistors

Chapter 3 Output stages

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

The Common-Emitter Amplifier

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Electronics II. Midterm #2

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

BJT Biasing Cont. & Small Signal Model

Biasing the CE Amplifier

Electronics II. Midterm #2

V = = A = ln V

Chapter 2 - DC Biasing - BJTs

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

figure shows a pnp transistor biased to operate in the active mode

Homework Assignment 09

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )

Introduction to Transistors. Semiconductors Diodes Transistors

Chapter 9 Bipolar Junction Transistor

Junction Bipolar Transistor. Characteristics Models Datasheet

Chapter 13 Small-Signal Modeling and Linear Amplification

University of Pittsburgh

At point G V = = = = = = RB B B. IN RB f

7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING

Chapter 10 Instructor Notes

Chapter 2. - DC Biasing - BJTs

Homework Assignment 08

ECE 2201 PRELAB 5B BIPOLAR JUNCTION TRANSISTOR (BJT) FUNDAMENTALS

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

55:041 Electronic Circuits The University of Iowa Fall Exam 2

CHAPTER.4: Transistor at low frequencies

The BJT Differential Amplifier. Basic Circuit. DC Solution

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Electronics II. Midterm II

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

EECS 105: FALL 06 FINAL

6.012 Electronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits

BJT Biasing Cont. & Small Signal Model

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

(e V BC/V T. α F I SE = α R I SC = I S (3)

Mod. Sim. Dyn. Sys. Amplifiers page 1

Mod. Sim. Dyn. Sys. Amplifiers page 1

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

Digital Integrated CircuitDesign

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Electronic Circuits Summary

Chapter 5. BJT AC Analysis

Fig. 1 Simple BJT (NPN) current mirror and its test circuit

Transistor amplifiers: Biasing and Small Signal Model

SOME USEFUL NETWORK THEOREMS

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

Lecture 37: Frequency response. Context

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Lecture 14. Ozgur Aktas. March 20, 2006

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Electronics II. Midterm #1

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

assess the biasing requirements for transistor amplifiers

Chapter 13 Bipolar Junction Transistors

Device Physics: The Bipolar Transistor

MP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C)

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

Electronics II. Final Examination

Switching Regulators MC33063A SOP

CHAPTER 13. Solutions for Exercises

55:041 Electronic Circuits The University of Iowa Fall Final Exam

DC-DC Converter Control Circuits

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Section 1: Common Emitter CE Amplifier Design

VI. Transistor amplifiers: Biasing and Small Signal Model

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ECE 6412, Spring Final Exam Page 1

Switching circuits: basics and switching speed

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Tutorial #4: Bias Point Analysis in Multisim

General Purpose Transistors

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp

Transcription:

YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1

BPOLA SUB CCUTS Bipolar Current Sinks and -Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N Current sink Current source Current sink with higher output resistance

BPOLA SUB CCUTS Bipolar Current Sinks and -Sources NPN-Current Sink OUT C α ES e BE / T 1 + CE A CC OUT OUT Collector characteristics CN + BE - N α ES e BE / T CN 3

BPOLA SUB CCUTS Bipolar Current Sinks and -Sources PNP-Current Source BE + CC - OUT Collector characteristics OUT + - CN α ES e BE / T N CC CN 4

BPOLA SUB CCUTS Bipolar Current Sinks and -Sources NPN-Current Sink with emitter resistance CC OUT CN BN + BE - OUT α C BN E BE E N 5

BPOLA SUB CCUTS Bipolar Diode Connected oltage Source 6

BPOLA SUB CCUTS Bipolar Diode Connected oltage Source CC i OUT E i 1 i OUT + v OUT i B i C v OUT T ln α E ES - v OUT E v OUT T E + i ln α ES OUT 0.6 < vout < 0.7 when ib << E and iout ( β >> 1) 7

BPOLA SUB CCUTS Bipolar Diode Connected oltage Source CC E v OUT v OUT 1 8

BPOLA SUB CCUTS Current Mirror Assumptions dentical tansistors CE1 CE BE f β β CC >>1 then BE β + CC BE 9

BPOLA SUB CCUTS Current Mirror BE depends on the ambient temperature : -.m/ C Sensitivity of reference current is low if we have CC >> BE BE BE 1 ( ) 1 CC BE eference current depends on the CC, and BE. esistor can be replaced by constant current source E Constant current sink 10

BPOLA SUB CCUTS Current Mirror f CE1 > CE CE 1 >> 0.7 β β + 1 + CE1 A 11

BPOLA SUB CCUTS Current Mirror Transistors have different emitter areas A1 and A ES1 ES A A 1 C α α ES1 ES e e BE BE / / T T ( 1 + CE1 A ) ( 1 + ) CE A A1 A >> β >> OUT E A f we assume that CE and 1 1

BPOLA SUB CCUTS Multiple Output Current Mirror (Multiple output current sink) dentical transistors All output transistors has same base current. N OUT N + 1 1 + β Difference between reference and output current is proportional to the number of outputs. N OUT B(1 + N ) 13

BPOLA SUB CCUTS Modified Multiple Output Current Mirror (Multiple output current sink) Emitter follower is used to supply base current. On 1 + N 1 + β N ( β + 1) educed difference between reference and output current. N OUT B 1 + N 1 + β 14

BPOLA SUB CCUTS Multiple Output Current Mirror (Multiple output current sink) Multiple Collector BJT Different values of sink currents On. Output current depends on the effective value of collector area. O1 N O N O N max ON O 10 min N O 15

BPOLA SUB CCUTS Widlar Current Source Low output currents with practical resistance values. Assumptions CE1 CE Early voltage A is high. High output resistance o r + o o ( 1 g ) m E C e ( )/ / T BE β 1 + β BE1 T e CC BE C BE E β 1 + β T ln C T ln C C 10 BE 60m C 100 BE 10m 16

BPOLA SUB CCUTS Widlar Current Source Widlar Current Source E1 > E Current Mirror E1 E > C E E1 17

BPOLA SUB CCUTS Wilson Current Source Wilson Current Source High output resistance o β β ( β + ) ( β + ) + N β β ( β + ) CC ( β + ) + BE See Modified Multiple Output Current Sink N1 β β ( β + 1) ( β + 1) + N β β ( β + 1) CC ( β + 1) + BE 18

BPOLA SUB CCUTS Differential Stage (Emitter-coupled pair) Generic Differential Stage Assumption: nput currents i 1 i 0 BAS is Constant Current Source 1 v1 v Power Supply typically + v i1 v i BJT or ET dentical pair Sub Circuit of Operational Amplifiers Emitter Coupled Logic (ECL) 19

BPOLA SUB CCUTS Differential Stage nput signals: v + 1 1 vi1 v + vi Quisent values (Ac-component is zero) v v 1 1 1 v 1 v 1 ON1 + + + L1 L ON1 ON 1 L1 v i1 v i ON + L Generic Differential Stage 1 + BAS 0 ( ) 0 Summ of currents 1 and is constant. OD ON1 ON L 1 0

BPOLA SUB CCUTS Differential Stage f ON1 is output of differential stage then: 180 phase difference N1 is inverting input N is noninverting input Differential mode N1 N N1 N 1 v 1 v v i1 v i N1 N N1 N Common mode Generic Differential Stage 1

BPOLA SUB CCUTS Differential Stage Arbitrary input voltage consists of common mode and differential mode voltages. + N1 CM DM N CM DM Where 1 1 ( N1 + N ) CM ( N1 N ) DM 1 + N1 N1 N N ( 1 + N ) CM N 1 ( N ) 1 N N N1

BPOLA SUB CCUTS Differential Stage Common Mode Gain A CM Differential Mode Gain A DM Linear system and superposition Arbitrary output voltages: A + ON1 DM DM A CM CM A + ON DM DM A CM CM Common Mode ejection atio CM CM A A DM CM Differential Amplifier n deal Case the A CM is zero 3

BPOLA SUB CCUTS Differential Stage Arbitrary output voltages ON1 A DM DM + CM CM ON A DM DM CM CM 4

BPOLA SUB CCUTS BJT Differential Stage Collector currents α ES e BE1 / T C α ES e BE / T E1 E C e ( )/ / T e 1 T D D 1 (a) Node E : E 1 + E EE 0 EE α + α C (b) 5

BPOLA SUB CCUTS BJT Differential Stage D < T "Linear" input voltage region CC (a) and (b) C α 1 + e α 1 + e EE D / T EE / D T O1 O CC α EE C O1 CC α 1 + e EE C / D T T 4 T T D O CC α 1 + e EE / C D T OD 1 1 O1 O α EEC D /T D / T 1 + e 1 + e 6

BPOLA SUB CCUTS BJT Differential Stage v N1 +9.0 v N Amplitude : 50m or 300m 3.8kΩ 3.8kΩ v N1 CQ1 6.6 CQ 6.64 Q1 v BSX0 v C BSX0 Q 9.0 v N 1.kΩ v E 1.kΩ 3.3kΩ EQ -0.69 BSX0 Q4 Q3 BSX0 9.0 Ω -9.0 Practical example 7

BPOLA SUB CCUTS BJT Differential Stage v v C Collector voltages in fully differential mode 8

BPOLA SUB CCUTS BJT Differential Stage v v C 9

BPOLA SUB CCUTS BJT Differential Stage v v nput amplitude : 50m v E nput amplitude : 300m v E 30

The End of Part 3 31