CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Similar documents
UNIT 4 MINTERM AND MAXTERM EXPANSIONS

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

CHAPTER 5 KARNAUGH MAPS

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Review Getting the truth table

Midterm1 Review. Jan 24 Armita

CSE 140, Lecture 2 Combinational Logic CK Cheng CSE Dept. UC San Diego

CHAPTER III BOOLEAN ALGEBRA

If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C

CHAPTER III BOOLEAN ALGEBRA

MC9211 Computer Organization

UNIT 5 KARNAUGH MAPS Spring 2011

Systems I: Computer Organization and Architecture

DIGITAL ELECTRONICS & it0203 Semester 3

Chapter 2. Boolean Algebra and Logic Gates

Chapter 2 Combinational Logic Circuits

MODULAR CIRCUITS CHAPTER 7

Chapter 2 : Boolean Algebra and Logic Gates

Combinational Logic. Review of Combinational Logic 1

Unit 6. Quine-McClusky Method. Unit 6 1

2 Application of Boolean Algebra Theorems (15 Points - graded for completion only)


( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

Review for Test 1 : Ch1 5

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Number System conversions

CHAPTER1: Digital Logic Circuits Combination Circuits

Karnaugh Maps Objectives

Chapter 7 Logic Circuits

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Logic Design I (17.341) Fall Lecture Outline

Chap 2. Combinational Logic Circuits

Cover Sheet for Lab Experiment #3

This form sometimes used in logic circuit, example:

CSCI 220: Computer Architecture-I Instructor: Pranava K. Jha. BCD Codes

Boolean Algebra and Logic Gates

Optimizations and Tradeoffs. Combinational Logic Optimization

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Karnaugh Map & Boolean Expression Simplification

211: Computer Architecture Summer 2016

ELC224C. Karnaugh Maps

Combina-onal Logic Chapter 4. Topics. Combina-on Circuit 10/13/10. EECE 256 Dr. Sidney Fels Steven Oldridge

Unit 2 Session - 6 Combinational Logic Circuits

Chapter 4: Designing Combinational Systems Uchechukwu Ofoegbu

ENG2410 Digital Design Combinational Logic Circuits

Cs302 Quiz for MID TERM Exam Solved

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic. Mantıksal Tasarım BBM231. section instructor: Ufuk Çelikcan

Administrative Notes. Chapter 2 <9>

Gate-Level Minimization

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

ELCT201: DIGITAL LOGIC DESIGN

Digital Logic Design. Malik Najmus Siraj

UNIT 3 BOOLEAN ALGEBRA (CONT D)

Chapter 2 Combinational logic

COMBINATIONAL LOGIC FUNCTIONS

Digital Logic Design. Combinational Logic

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

APPLİCATION OF BOOLEAN ALGEABRA

CprE 281: Digital Logic

Combinational Logic. By : Ali Mustafa

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Boolean Algebra, Gates and Circuits

Menu. 7-Segment LED. Misc. 7-Segment LED MSI Components >MUX >Adders Memory Devices >D-FF, RAM, ROM Computer/Microprocessor >GCPU

Chapter 2 Boolean Algebra and Logic Gates

Lecture 2 Review on Digital Logic (Part 1)

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

Computer Organization I

Total Time = 90 Minutes, Total Marks = 100. Total /10 /25 /20 /10 /15 /20

Combinational Logic Design Arithmetic Functions and Circuits

Hardware Design I Chap. 2 Basis of logical circuit, logical expression, and logical function

Chapter 2 Combinational Logic Circuits

Chapter 2: Boolean Algebra and Logic Gates

Carry Look Ahead Adders

Part 5: Digital Circuits

Standard Expression Forms

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

1 Boolean Algebra Simplification

Class Website:

Binary logic consists of binary variables and logical operations. The variables are

HW1 solution. 2.2 Prove the above two equations using Shannon s expansion.

Chapter 2. Digital Logic Basics

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

Logic Simplification. Boolean Simplification Example. Applying Boolean Identities F = A B C + A B C + A BC + ABC. Karnaugh Maps 2/10/2009 COMP370 1

Digital Techniques. Figure 1: Block diagram of digital computer. Processor or Arithmetic logic unit ALU. Control Unit. Storage or memory unit

Week-I. Combinational Logic & Circuits

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

EECS Variable Logic Functions

Transcription:

CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Outline Combinational Logic Design Using a Truth Table Minterm and Maxterm Expansions General Minterm and Maxterm Expansions Incompletely Specified Functions Examples of Truth Table Construction Design of Binary Adders and Subtracters

Combinational Logic Design Using a Truth Table (1/5) Sometimes, it is easier to first construct a truth table before developing the logic expression and design the logic circuit. The logic expression can be written in form of sum-of-products or product-ofsums, depending on how to interpret the truth table.

Combinational Logic Design Using a Truth Table (2/5) Any combination of 011, 100, 101, 110 or 111 can make f=1 ABC are 011 A BC=1 ABC are 100 AB C =1 ABC are 101 AB C=1 ABC are 110 ABC =1 ABC are 111 ABC=1 A B C dec f f 0 0 0 0 0 1 0 0 1 1 0 1 0 1 0 2 0 1 0 1 1 3 1 0 1 0 0 4 1 0 1 0 1 5 1 0 1 1 0 6 1 0 1 1 1 7 1 0

Combinational Logic Design Using a Truth Table (3/5) Therefore, the logic expression is f=a BC+AB C +AB C+ABC +ABC =A BC+AB +AB =A BC+A =(A +A)(A+BC) =A+BC

Combinational Logic Design Using a Truth Table (4/5) Any combination of 000, 001, or 010 can make f =1 ABC are 000 A B C =1 ABC are 001 A B C=1 ABC are 010 A BC =1 A B C dec f f 0 0 0 0 0 1 0 0 1 1 0 1 0 1 0 2 0 1 0 1 1 3 1 0 1 0 0 4 1 0 1 0 1 5 1 0 1 1 0 6 1 0 1 1 1 7 1 0

Combinational Logic Design Using a Truth Table (5/5) Therefore, the logic expression for f is f =A B C +A B C+A BC (f ) =(A B C +A B C+A BC ) f=(a B C ) (A B C) (A BC ) =(A+B+C)(A+B+C )(A+B +C)

Minterm and Maxterm Expansions (1/10) A literal is a variable or its complement. A minterm of n variables is a product of n literals in which each variable appears once in either true or complemented form, but not both. For a system with 3 variables ABC is a minterm AB C is a minterm A C is NOT a minterm

Minterm and Maxterm Expansions (2/10) A minterm is designated m i, where i is the decimal value of the binary string of the variables. ABC m 7 A B C m 0 ABC m 6

Minterm and Maxterm Expansions (3/10) The truth table of a logic function can be represented by a sum of minterms and in this case it is called a minterm expansion or a standard sum of products

Minterm and Maxterm Expansions (4/10) f=a BC+AB C +AB C+ABC +ABC f=m 3 +m 4 +m 5 +m 6 +m 7 f(a,b,c)= m(3,4,5,6,7 ) A B C dec f f 0 0 0 0 0 1 0 0 1 1 0 1 0 1 0 2 0 1 0 1 1 3 1 0 1 0 0 4 1 0 1 0 1 5 1 0 1 1 0 6 1 0 1 1 1 7 1 0

Minterm and Maxterm Expansions (5/10) Given a truth table, if the output of a certain row is 1, the corresponding minterm must be present in the logic expression.

Minterm and Maxterm Expansions (6/10) A maxterm of n variables is a sum of n literals. In a system with three variables (A+B+C) is a maxterm (A +B +C) is a maxterm (A +B) is not maxterm A maxterm is designated M i, where i is the decimal value of the complement of the binary string.

Minterm and Maxterm Expansions (7/10) f=(a+b+c)(a+b+c )(A+B +C) f=m 0 M 1 M 2 f= M (0,1,2 ) A B C dec f f 0 0 0 0 0 1 0 0 1 1 0 1 0 1 0 2 0 1 0 1 1 3 1 0 1 0 0 4 1 0 1 0 1 5 1 0 1 1 0 6 1 0 1 1 1 7 1 0

Minterm and Maxterm Expansions (8/10) Converting a general logic expression into a minterm expansion Through repeatedly applying X+X =1 f=a b +a d+acd =a b (c+c )(d+d )+a d(b+b )(c+c )+acd (b+b ) =a b c d +a b c d+a b cd +a b cd+a bcd+a bcd+ abcd +ab cd Note: a minterm expression is not necessary the simplest expression.

Minterm and Maxterm Expansions (9/10) Converting a general logic expression into a maxterm expression Through repeatedly applying XX =0

Minterm and Maxterm Expansions (10/10) When comparing two logic expressions, you can convert both into their minterm expressions and then compare. Example: a c+b c +ab and a b +bc+ac

General Minterm and Maxterm Expansion (1/3) A minterm expansion for an n variable function can be represented as a 2 n long vector Example: F(A,B,C)= a m 0 0 a m 1 1... a a i0 If a i =1, m i is present in the expression. 6 m 6 7 m 7 7 a i m i

General Minterm and Maxterm Expansion (2/3) Similarly, a maxterm expansion for an n variable function can also be represented as a 2 n long vector F(A,B,C)= ( a 7 0 M 0)( a1 M1)...( a6 M 6)( a7 M 7) ( a i M i ) i0 If a i is 0, M i is present in the expression. Why?

General Minterm and Maxterm Expansion (3/3) Given two different minterm expansions of n variables 1 2 0 1 2 0 1 2 0 1 2 0 1 2 0 2 1 1 2 0 2 1 2 0 1 n n n n n n n i j i i i i j i j i j j j i i i j j j i i i a b m m m a b m b a m f f m b f a m f

Incompletely Specified Functions (1/5) Sometimes, not all the combinations of the inputs are considered in the circuit. Unconsidered combinations are referred to as do not care terms. In the truth table, the outputs for do not care terms are designated X

Incompletely Specified Functions (2/5) We could ignore the do not care terms, then the logic expression is F=A B C +A BC+ABC =A B C +BC A B C F 0 0 0 1 0 0 1 X 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 X 1 1 1 1

Incompletely Specified Functions (3/5) It does not matter, if we assign 1/0 to Xs F=A B C +BC+A B C =A B +BC Simpler expression A B C F 0 0 0 1 0 0 1 1 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1

Incompletely Specified Functions (4/5) Sometimes, assigning 1 to X s may contribute to simplifying the logic expression.

Incompletely Specified Functions (5/5) In a minterm expansion, the do not care terms are denoted d F 0,3,7) m( d(1,6 ) In a maxterm expansion, the do not care terms are denoted D F M ( 2,4,5) D(1,6 )

Design of Binary Adders and Subtracters (1/7) Full Adders X Y C in Dec C out Sum 0 0 0 0 0 0 0 0 1 1 0 1 0 1 0 2 0 1 0 1 1 3 1 0 1 0 0 4 0 1 1 0 1 5 1 0 1 1 0 6 1 0 1 1 1 7 1 1 C out =m 3 +m 5 +m 6 +m 7 Sum=m 1 +m 2 +m 4 +m 7

Design of Binary Adders and Subtracters (2/7) Sum=m1+m2+m4+m7 Sum=X Y C in +X YC in +XY C in +XYC in =X (Y C in +YC in )+X(Y C in +YC in ) =X (Y xor C in )+X(Y xor C in ) =X xor (Y xor C in )=X xor Y xor C in C out =m3+m5+m6+m7 C out =X YC in +XY C in +XYC in +XYC in =YC in +XC in +XY

Design of Binary Adders and Subtracters (3/7) Sum=X xor Y xor C in Full Adder C out =YC in +XC in +XY

Design of Binary Adders and Subtracters (4/7) Four full adders can be used to make a 4- bit binary adder

Design of Binary Adders and Subtracters (5/7) When adding two signed number, overflow must be considered. Adding two positive numbers gives a negative number: A 3 B 3 S 3 Adding two negative numbers gives a positive number: A 3 B 3 S 3 V=A 3 B 3 S 3 +A 3 B 3 S 3 can be used to reflect if overflow occurs

Design of Binary Adders and Subtracters (6/7) Binary subtracter using full adders Remember two s complement Reverse all the bits Add 1

Design of Binary Adders and Subtracters (7/7)