High Performance Silicon Gate CMOS

Similar documents
High Performance Silicon Gate CMOS

With LSTTL Compatible Inputs High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

MC74HC04A. Hex Inverter. High Performance Silicon Gate CMOS

High Performance Silicon Gate CMOS

74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

74HC32. Quad 2 Input OR Gate. High Performance Silicon Gate CMOS

74HC00. Quad 2-Input NAND Gate. High-Performance Silicon-Gate CMOS

SEMICONDUCTOR TECHNICAL DATA

High Performance Silicon Gate CMOS

FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

SEMICONDUCTOR TECHNICAL DATA

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

High Performance Silicon Gate CMOS

SEMICONDUCTOR TECHNICAL DATA

MC74VHC08. Quad 2-Input AND Gate

SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

NL17SH02. Single 2-Input NOR Gate

NL17SV16. Ultra-Low Voltage Buffer

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

SEMICONDUCTOR TECHNICAL DATA

NL37WZ07. Triple Buffer with Open Drain Outputs

MC74HC86A. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

SEMICONDUCTOR TECHNICAL DATA

SN74LS74AMEL LOW POWER SCHOTTKY

MC74HC08A. Quad 2-Input AND Gate High Performance Silicon Gate CMOS

NL27WZ14. Dual Schmitt Trigger Inverter

NL17SZ08. Single 2-Input AND Gate

MC74LVX00. Quad 2-Input NAND Gate. With 5 V Tolerant Inputs

MC74HC32A. Quad 2-Input OR Gate. High Performance Silicon Gate CMOS

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

SN74LS157MEL LOW POWER SCHOTTKY

NL27WZ00. Dual 2 Input NAND Gate L1 D

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

MC74HC04A. Hex Inverter. High Performance Silicon Gate CMOS

MC10H130. Dual Latch. Features MARKING DIAGRAMS* Table 1. TRUTH TABLE. Figure 1. Logic Diagram. Figure 2.

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

MC74LCX138MEL. With 5 V Tolerant Inputs

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

SEMICONDUCTOR TECHNICAL DATA

SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

with LSTTL Compatible Inputs

NLSV2T Bit Dual-Supply Inverting Level Translator

MC14070B, MC14077B CMOS SSI. Quad Exclusive OR and NOR Gates

74VHC08 Quad 2-Input AND Gate

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

MC74VHCT86A/D. Quad 2-Input XOR Gate / CMOS Logic Level Shifter with LSTTL Compatible Inputs

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74VHC14. Hex Schmitt Inverter

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

SN74LS138MEL LOW POWER SCHOTTKY

SN74LS85MEL LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

NLU1G00 Single 2-Input NAND Gate The NLU1G00 MiniGate is an advanced high speed CMOS 2 input NAND gate in ultra small footprint. The NLU1G00 input and

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MC74HC08A. Quad 2 Input AND Gate High Performance Silicon Gate CMOS

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

High Performance Silicon Gate CMOS

MARKING DIAGRAMS ORDERING INFORMATION VHC139 AWLYYWW SOIC 16 D SUFFIX CASE 751B VHC 139 AWLYWW TSSOP 16 DT SUFFIX CASE 948F

74AC00, 74ACT00 Quad 2-Input NAND Gate

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

NE522 High Speed Dual Differential Comparator/Sense Amp

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

Dual 4-Input AND Gate

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

Triple 3-Input NOR Gate

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

NL27WZU04. Dual Unbuffered Inverter

MC74HC00A. Quad 2 Input NAND Gate. High Performance Silicon Gate CMOS

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

MMBF4391LT1, MMBF4392LT1, MMBF4393LT1. JFET Switching Transistors. N Channel. Pb Free Packages are Available.

MARKING DIAGRAMS ORDERING INFORMATION Figure 1. Pin Assignment VHCT139A AWLYYWW SOIC 16 D SUFFIX CASE 751B VHCT139A AWLYWW

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MC74VHC00. Quad 2-Input NAND Gate

MUR405, MUR410, MUR415, MUR420, MUR440, MUR460

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

IN74HC05A Hex Inverter with Open-Drain Outputs

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NL27WZ00. Dual 2-Input NAND Gate. The NL27WZ00 is a high performance dual 2 input NAND Gate operating from a 1.65 V to 5.5 V supply.

Transcription:

SEIODUTOR TEHI DT High Performance Silicon ate OS The 54/74H02 is identical in pinout to the S02. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with STT outputs. Output Drive apability: 0 STT oads Outputs Directly Interface to OS, OS, and TT Operating Range: 2.0 to 6.0 V ow Input urrent:.0 µ High oise Immunity haracteristic of OS Devices In ompliance with the Requirements Defined by EDE Standard o. 7 hip omplexity: 40 ETs or 0 Equivalent ates SUIX ERI PE SE 632 0 SUIX PSTI PE SE 646 06 D SUIX SOI PE SE 75 03 OI DIR DT SUIX TSSOP PE SE 94 0 2 2 3 3 2 3 5 6 9 Y 4 Y2 0 Y3 Y = + ORDERI IORTIO 54HXX 74HXX 74HXXD 74HXXDT eramic Plastic SOI TSSOP PI SSIET 4 4 2 PI = V PI 7 = D 3 Y4 Y Y2 2 3 4 3 2 V Y4 4 4 2 5 0 Y3 2 6 9 3 D 7 3 UTIO TE Inputs H H H H Output Y H 0/95 otorola, Inc. 995 3 REV 7

54/74H02 ÎÎ XIU RTIS* SymbolÎ Parameter Value Unit ÎÎ V D Supply (Referenced to D) 0.5 to + 7.0 V ÎÎ V ÎÎ in D Input (Referenced to D) 0.5 to V + 0.5 V ÎÎ ÎÎ Vout D Output (Referenced to D) 0.5 to V + 0.5 V ÎÎ I in D Input urrent, per Pin ± 20 m ÎÎ I out D Output urrent, per Pin ± 25 m ÎÎ I D Supply urrent, V and D Pins ± 50 m ÎÎ PD Power Dissipation in Still ir, Plastic or eramic DIP 750 mw ÎÎ SOI Package ÎÎ 500 Î TSSOP Package 450 ÎÎ Î Î T stg Storage Temperature 65 to + 50 ÎÎ T ead Temperature, mm from ase for 0 Seconds Î Plastic DIP, SOI or TSSOP Package 260 eramic DIPÎÎ 300 * aximum Ratings are those values beyond which damage to the device may occur. unctional operation should be restricted to the Recommended Operating onditions. Derating Plastic DIP: 0 mw/ from 65 to 25 eramic DIP: 0 mw/ from 00 to 25 SOI Package: 7 mw/ from 65 to 25 TSSOP Package: 6. mw/ from 65 to 25 or high frequency or heavy load considerations, see hapter 2 of the otorola High Speed OS Data ook (D29/D). REOEDED OPERTI ODITIOS This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high impedance circuit. or proper operation, Vin and Vout should be constrained to the range D (Vin or Vout) V. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either D or V). Unused outputs must be left open. Symbol Parameter in ax Unit V D Supply (Referenced to D) 2.0 6.0 V Î Vin, Vout D Input, Output (Referenced to D) 0 V V T Operating Temperature, ll Package Types 55 + 25 tr, tf Input Rise and all Time V = 2.0 V 0 000 ns Î (igure ) V = 4.5 V 0 500 Î V = 6.0 V 0 400 Î D EETRI HRTERISTIS (s Referenced to D) Î uaranteed imit Î V 55 to Symbol Î Parameter Î Test onditions V 25 5 25 Unit VIH Î inimum High evel Input Î Vout = 0. V or V 0. V 2.0.5.5 V 20 µ 3.0 2. 2. 2. ÎÎ 4.5 3.5 3.5 3.5 6.0 4.2 4.2 VI Î aximum ow evel Input Î Vout = 0. V or V 0. V 2.0 0.5 0.5 V 20 µ 3.0 0.9 0.9 0.9 ÎÎ 4.5.35.35.35 6.0.. VOH Î inimum High evel Output Î Vin = VIH or VI 2.0.9.9 V 20 µ 4.5 4.4 4.4 4.4 6.0 5.9 5.9 Vin = VIH or VI ÎÎ 2.4 m 3.0 2.4 2.34 2.20 4.0 m 4.5 3.9 3.4 3.7 ÎÎ 5.2 m 6.0 5.4 5.34 5.2 ÎÎ ÎÎ ÎÎ ÎÎ Î OTORO 3 2 High Speed OS ogic Data D29 Rev 6

54/74H02 Î D EETRI HRTERISTIS (s Referenced to D) Î uaranteed imit Î V 55 to Symbol Î Parameter Î Test onditions V 25 5 25 Unit VO Î aximum ow evel Output Î Vin = VIH or VI 2.0 Î 20 µ 4.5 ÎÎ 0. 0. 0. 0. 0. ÎÎ V 6.0 0. 0. 0. Vin = VIH or VI ÎÎ 2.4 m 3.0 0.33 0.4 4.0 m 4.5 0.26 0.33 0.4 5.2 m 6.0 0.26 0.33 0.4 ÎÎ Iin aximum Input eakage urrent Î Î Vin = V or D 6.0 ± 0. ±.0 ±.0 ÎÎ µ I aximum Quiescent Supply Î Î Vin = V or D 6.0 ÎÎ.0 0 40 ÎÎ µ urrent (per Package) = 0 µ OTE: Information on typical parametric values can be found in hapter 2 of the otorola High Speed OS Data ook (D29/D). EETRI HRTERISTIS ( = 50 p, Input tr = tf = 6.0 ns) uaranteed imit Î V 55 to Symbol Parameter V 25 5 25 Unit Î tph, aximum Propagation Delay, Input or to Output Y 2.0 75 95 0 ns tph Î (igures and 2) 3.0 30 40 55 4.5 5 9 22 Î 6.0 3 6 9 Î tth, aximum Output Transition Time, ny Output 2.0 75 95 0 ns tth Î (igures and 2) 3.0 30 40 55 4.5 5 9 22 Î 6.0 3 6 9 aximum Input apacitance 0 0 0 p in OTE: or propagation delays with loads other than 50 p, and information on typical parametric values, see hapter 2 of the otorola High Speed OS Data ook (D29/D). Typical @ 25, V = 5.0 V PD Power Dissipation apacitance (Per ate)* 22 p * Used to determine the no load dynamic power consumption: PD = PD V 2 f + I V. or load considerations, see hapter 2 of the otorola High Speed OS Data ook (D29/D). High Speed OS ogic Data D29 Rev 6 3 3 OTORO

54/74H02 tf tr TEST POIT IPUT OR OUTPUT Y 90% 50% 0% 90% 50% 0% tph tph V D DEVIE UDER TEST OUTPUT * tth tth * Includes all probe and jig capacitance igure. Switching Waveforms igure 2. Test ircuit EXPDED OI DIR (/4 O THE DEVIE) Y OTORO 3 4 High Speed OS ogic Data D29 Rev 6

54/74H02 OUTIE DIESIOS SUIX ERI DIP PE SE 632 0 ISSUE Y -- -T- SETI PE 7 -- D P P 0.25 (0.00) T S 0.25 (0.00) T S. DIESIOI D TOERI PER SI Y.5, 92. 2. OTROI DIESIO: IH. 3. DIESIO TO ETER O ED WHE ORED PRE. 4. DIESIO Y RROW TO 0.76 (0.030) WHERE THE ED ETERS THE ERI ODY. DI D IHES I X 0.750 0.75 0.245 0.20 0.55 0.200 0.05 0.020 0.055 0.065 0.00 S 0.00 0.05 0.25 0.70 0.300 S 0 0.020 5 0.040 IIETERS I X 9.05 9.94 6.23 7. 3.94 5.0 0.39 0.50.40.65 2.54 S 0.2 0.3 3. 4.3 7.62 S 0 5 0.5.0 7 H D SETI PE SUIX PSTI DIP PE SE 646 06 ISSUE. EDS WITHI 0.3 (0.005) RDIUS O TRUE POSITIO T SETI PE T XIU TERI ODITIO. 2. DIESIO TO ETER O EDS WHE ORED PRE. 3. DIESIO DOES OT IUDE OD SH. 4. ROUDED ORERS OPTIO. IHES IIETERS DI I X I X 0.75 0.770.6 9.56 0.240 0.260 6.0 6.60 0.5 0.5 3.69 4.69 D 0.05 0.02 0.3 0.53 0.040 0.070.02.7 0.00 S 2.54 S H 0.052 0.095.32 2.4 0.00 0.05 0.20 0.3 0.5 0.35 2.92 3.43 0.300 S 7.62 S 0 0 0 0 0.05 0.039 0.39.0 High Speed OS ogic Data D29 Rev 6 3 5 OTORO

54/74H02 OUTIE DIESIOS D SUIX PSTI SOI PE SE 75 03 ISSUE SETI PE 7 P 7 P D P 0.25 (0.00) T S S 0.25 (0.00) R X 45. DIESIOI D TOERI PER SI Y.5, 92. 2. OTROI DIESIO: IIETER. 3. DIESIOS D DO OT IUDE OD PROTRUSIO. 4. XIU OD PROTRUSIO 0.5 (0.006) PER SIDE. 5. DIESIO D DOES OT IUDE DR PROTRUSIO. OWE DR PROTRUSIO SH E 0.27 (0.005) TOT I EXESS O THE D DIESIO T XIU TERI ODITIO. DI D P R IIETERS I X.55.75 3.0 4.00.35.75 0.35 0.49 0.40.25.27 S 0.050 S 0.25 0.00 0.25 0.004 7 0 6.20 0.22 0.50 0.00 0.9 0.0 0 5.0 0.25 IHES I X 0.337 0.344 0.50 0.57 0.054 0.06 0.0 0.09 0.06 0.049 0.009 0.009 7 0.244 0.09 DT SUIX PSTI TSSOP PE SE 94 0 ISSUE O 0.5 (0.006) T 0.5 (0.006) T 0.0 (0.004) T SETI PE U U S 2X /2 PI IDET. S D X RE 0.0 (0.004) T U S V S 0.25 (0.00) U 7 V H DETI E ÇÇÇ ÉÉÉ SETIO DETI E W. DIESIOI D TOERI PER SI Y.5, 92. 2. OTROI DIESIO: IIETER. 3. DIESIO DOES OT IUDE OD SH, PROTRUSIOS OR TE URRS. OD SH OR TE URRS SH OT EXEED 0.5 (0.006) PER SIDE. 4. DIESIO DOES OT IUDE ITERED SH OR PROTRUSIO. ITERED SH OR PROTRUSIO SH OT EXEED 0.25 (0.00) PER SIDE. 5. DIESIO DOES OT IUDE DR PROTRUSIO. OWE DR PROTRUSIO SH E 0.0 (0.003) TOT I EXESS O THE DIESIO T XIU TERI ODITIO. 6. TERI UERS RE SHOW OR REEREE OY. 7. DIESIO D RE TO E DETERIED T DTU PE W. IIETERS IHES DI I X I X 4.90 5.0 0.93 0.200 4.30 4.50 0.69 0.77.20 0.047 D 0.05 0.5 0.002 0.006 0.50 0.75 0.020 0.030 0.65 S 0.026 S H 0.50 0.60 0.020 0.024 0.09 0.20 0.004 0.00 0.09 0.6 0.004 0.006 0.9 0.30 0.007 0.02 0.9 0.25 0.007 0.00 6.40 S 0.252 S 0 0 OTORO 3 6 High Speed OS ogic Data D29 Rev 6

54/74H02 otorola reserves the right to make changes without further notice to any products herein. otorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does otorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters can and do vary in different applications. ll operating parameters, including Typicals must be validated for each customer application by customer s technical experts. otorola does not convey any license under its patent rights nor the rights of others. otorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the otorola product could create a situation where personal injury or death may occur. Should uyer purchase or use otorola products for any such unintended or unauthorized application, uyer shall indemnify and hold otorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that otorola was negligent regarding the design or manufacture of the part. otorola and are registered trademarks of otorola, Inc. otorola, Inc. is an Equal Opportunity/ffirmative ction Employer. How to reach us: US/EUROPE: otorola iterature Distribution; P: ippon otorola td.; Tatsumi SPD D, Toshikatsu Otsuki, P.O. ox 2092; Phoenix, rizona 5036. 00 44 2447 6 Seibu utsuryu enter, 3 2 Tatsumi oto u, Tokyo 35, apan. 03 352 35 X: RX0@email.sps.mot.com TOUHTOE (602) 244 6609 HO O: otorola Semiconductors H.. td.; Tai Ping Industrial Park, ITERET: http://design ET.com 5 Ting ok Road, Tai Po,.T., Hong ong. 52 2662929 High Speed OS ogic Data D29 Rev 6 ODEIE 54/74H02/D 3 7 OTORO