Logic Design I (17.341) Fall Lecture Outline

Similar documents
CHAPTER 5 KARNAUGH MAPS

UNIT 5 KARNAUGH MAPS Spring 2011

Karnaugh Maps Objectives

ENG2410 Digital Design Combinational Logic Circuits

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Unit 2 Session - 6 Combinational Logic Circuits

Gate-Level Minimization

211: Computer Architecture Summer 2016

Boolean Algebra, Gates and Circuits

CHAPTER III BOOLEAN ALGEBRA

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

CHAPTER III BOOLEAN ALGEBRA

Lecture 7: Karnaugh Map, Don t Cares

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Midterm1 Review. Jan 24 Armita

Contents. Chapter 3 Combinational Circuits Page 1 of 36

MC9211 Computer Organization

Combinational Logic Fundamentals

Combinatorial Logic Design Principles

CHAPTER 3 BOOLEAN ALGEBRA

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

CprE 281: Digital Logic

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

EEE130 Digital Electronics I Lecture #4

This form sometimes used in logic circuit, example:

Chap 2. Combinational Logic Circuits

T02 Tutorial Slides for Week 6

Week-I. Combinational Logic & Circuits

Systems I: Computer Organization and Architecture

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

Lecture 2 Review on Digital Logic (Part 1)

Introduction to Karnaugh Maps

Digital Circuit And Logic Design I. Lecture 4

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

CHAPTER 12 Boolean Algebra

DIGITAL ELECTRONICS & it0203 Semester 3

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Chapter 2 Combinational Logic Circuits

Unit 6. Quine-McClusky Method. Unit 6 1

DIGITAL CIRCUIT LOGIC BOOLEAN ALGEBRA (CONT.)

1 Boolean Algebra Simplification

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

ELC224C. Karnaugh Maps

Logic Design. Chapter 2: Introduction to Logic Circuits

Computer Science Final Examination Friday December 14 th 2001

ELCT201: DIGITAL LOGIC DESIGN

Number System conversions

Combinational Logic. Review of Combinational Logic 1

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

MODULAR CIRCUITS CHAPTER 7

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Karnaugh Maps (K-Maps)

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

Optimizations and Tradeoffs. Combinational Logic Optimization

Review for Test 1 : Ch1 5

CHAPTER 7. Exercises 17/ / /2 2 0

Combinational Logic Design Principles

Chapter 3. Boolean Algebra. (continued)

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Chapter 2 Combinational Logic Circuits

Boolean Algebra & Logic Gates. By : Ali Mustafa

Logic and Boolean algebra

Boolean Algebra and Logic Simplification

Digital Logic Design. Combinational Logic

Signals and Systems Digital Logic System

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Lecture A: Logic Design and Gates

Combinational Logic. By : Ali Mustafa

Combinational Logic Design/Circuits

Unit 2 Boolean Algebra

Chapter 7 Logic Circuits

CPE100: Digital Logic Design I

Digital Circuit And Logic Design I. Lecture 3

Unit 2 Boolean Algebra

Fundamentals of Boolean Algebra

UNIT 3 BOOLEAN ALGEBRA (CONT D)

CSE 140: Components and Design Techniques for Digital Systems

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES

Solutions to Assignment No 5 Digital Techniques Fall 2007

CSE 140, Lecture 2 Combinational Logic CK Cheng CSE Dept. UC San Diego

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Chapter 2 Combinational logic

Administrative Notes. Chapter 2 <9>

CHAPTER1: Digital Logic Circuits Combination Circuits

CS 226: Digital Logic Design

Chapter-2 BOOLEAN ALGEBRA

14:332:231 DIGITAL LOGIC DESIGN

Chapter 2. Boolean Algebra and Logic Gates

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

Computer Organization I

Simplifying Logic Circuits with Karnaugh Maps

Logic Gate Level. Part 2

Transcription:

Logic Design I (17.341) Fall 2011 Lecture Outline Class # 06 October 24, 2011 Dohn Bowden 1

Today s Lecture Administrative Main Logic Topic Homework 2

Course Admin 3

Administrative Admin for tonight Syllabus Review 4

Syllabus Syllabus Moved the Lab Lecture to next week 5

Syllabus Review Week Date Topics Chapter Lab Report Due 1 09/12/11 Introduction to digital systems and number systems 1 2 09/19/11 Binary Codes and Boolean Algebra 2 3 09/26/11 Boolean Algebra (continued) 3 4 10/03/11 Examination 1 X 10/10/11 No Class - Holiday 5 10/17/11 Application of Boolean Algebra 4 6 10/24/11 Karnaugh Maps and Lab lecture 5 7 10/31/11 Multi-Level Gate Circuits. NAND and NOR Gates 7 1 8 11/07/11 Examination 2 9 11/14/11 Combinational Circuit Design and Simulation Using Gates 10 11/23/11 Multiplexers, Decoders. Encoder, and PLD 9 8 2 11 11/28/11 Introduction to VHDL 10 3 12 12/05/11 Examination 3 13 12/12/11 Review 4 14 12/19/11 Final Exam 6

Exam #1 Exam #1 Will be passed back 7

Exam #2 Will be in two weeks November 07, 2011 8

Questions? 9

Chapter 5 KARNAUGH MAPS 10

Introduction Switching functions can generally be simplified by using Algebraic techniques Two problems arise when algebraic procedures are used The procedures are difficult to apply in a systematic way It is difficult to tell when you have arrived at a minimum solution The Karnaugh map aka K-Map method is Generally faster and easier to apply than other simplification methods 11

Minimum Forms of Switching Functions 12

Minimum Forms of Switching Functions Given a minterm expansion the minimum sum-of-products format can often be obtained by the following procedure 1. Combine terms by using XY + XY = X Do this repeatedly to eliminate as many literals as possible A given term may be used more than once because X + X = X 2. Eliminate redundant terms by using the consensus theorem or other theorems 13

Minimum Forms of Switching Functions Unfortunately the result of this procedure may depend on The order in which the terms are combined or Eliminated so that the final expression obtained is not necessarily minimum 14

Minimum Forms of Switching Functions Example Find a minimum sum-of-products expression for None of the terms in the above expression can be eliminated by consensus However 15

Minimum Forms of Switching Functions However Combining terms in a different way leads directly to a minimum sum of products So 16

Minimum Forms of Switching Functions So different solutions can result depending on the order of combining terms 17

Two and Three Variable K-Maps 18

Two Variable K-Maps Like a truth table the K-map of a function specifies The value of the function for every combination of values of the independent variables 19

Two Variable K-Maps The truth table for the function F 20

Two Variable K-Maps Truth table and corresponding K-map for the function F F for A = B = 0 is plotted in the upper left square, Each 1 on the map corresponds to a minterm of F 21

Two Variable K-Maps Read minterms from the map A 1 in square 00 indicates that A B is a minterm of F A 1 in square 01 indicates that A B is a minterm 22

Two Variable K-Maps Minterms in adjacent squares of the map can be combined since they differ in only one variable A B and A B combine to form A Indicate by looping the corresponding 1 s on the map 23

Three Variable K-Maps 24

Three Variable K-Maps Three variable truth table and the corresponding K-map Note row labels 00, 01, 11, and 10 differ by only one variable 25

Three Variable K-Maps Location of Minterms on a Three Variable K-Map 26

Three Variable K-Maps Minterms in adjacent squares of the map differ in only one variable therefore can be combined using the theorem XY + XY = X 27

Three Variable K-Maps K-Map of F (a, b, c) = Σ m(1, 3, 5) = M(0, 2, 4, 6, 7) 28

K-Maps for Product Terms 29

K-Maps for Product Terms 30

K-Maps for Product Terms f(a,b,c) = abc' + b'c + a' 31

Simplification of a Three-Variable Function 32

Simplification of a Three-Variable Function 33

Complement 34

Complement The map for the complement of F is formed by replacing 0 s with 1 s and 1 s with 0 s on the map of F therefore F = c + ab 35

Consensus Theorem 36

Consensus Theorem K-Maps Which Illustrate the Consensus Theorem 37

Function with Two Minimal Forms 38

Function with Two Minimal Forms 39

Four-Variable K-Map 40

Four Variable K-Map Each minterm is located adjacent to the four terms with which it can combine For example m 5 (0101) could combine with m 1 (0001) m 4 (0100) m 7 (0111) or m 13 (1101) 41

Four Variable K-Map Example Plot of acd + a b + d 42

Simplification of Four Variable Functions 43

Simplification of Four Variable Functions 44

Simplification of Four Variable Functions 45

Simplification of an Incompletely Specified Function 46

Simplification of an Incompletely Specified Function 47

Example 48

Example EXAMPLE Use a four variable K-map to find the minimum product of sums for f f = x z + wyz + w y z + x y 49

Example First plot the 1 s on a K-Map f = x z + wyz + w y z + x y 50

Example From the 0 s we get f ' = y'z + wxz' + w'xy 51

Example Complement f to get a minimum product of sums of f f ' = y'z + wxz' + w'xy f = (y + z )(w + x + z)(w + x + y ) 52

Determination of Minimum Expressions Using Essential Prime Implicants 53

Implicants and Prime Implicants Any single 1 or any group of 1 s which Can be combined together on a map of the function F Represents a product term which is called an implicant of F 54

Implicants and Prime Implicants A product term implicant is called A prime implicant if It cannot be combined with another term to eliminate a variable 55

Implicants and Prime Implicants Implicant Prime Implicant Prime Implicant Implicant Implicant Prime Implicant 56

Determination of All Prime Implicants 57

Determination of All Prime Implicants 58

Determination of All Prime Implicants 59

Determination of All Prime Implicants 60

Essential Prime Implicants 61

Essential Prime Implicants If a minterm is covered by only one prime implicant That prime implicant is said to be essential and It must be included in the minimum sum of products Essential Prime Implicants Prime Implicants Implicants 62

Essential Prime Implicants 1 s shaded in blue are covered by only one prime implicant (essential) All other 1 s are covered by at least two prime implicants 63

Flowchart for Determining a Minimum Sum of Products Using a K-Map 64

Flowchart for Determining a Minimum Sum of Products Using a Karnaugh Map 65

Flowchart Procedure Illustration Shaded 1 s are covered by only one prime implicant Essential prime implicants A B AB D Then AC D covers the remaining 1 s 66

Five Variable K-Maps 67

Five Variable K-Maps A five-variable map can be constructed in three dimensions by placing one four-variable map on top of a second one. Terms in the bottom layer are numbered 0 through 15 and corresponding terms in the top layer are numbered 16 through 31, so that the terms in the bottom layer contain A' and those in the top layer contain A. To represent the map in two dimensions, we will divide each square in a four-variable map by a diagonal line and place terms in the bottom layer below the line and terms in the top layer above the line. 68

Note that terms m 0 and m 20 do not combine because they are in different layers and different columns (they differ in two variables). A Five-Variable Karnaugh Map 69

Each term can be adjacent to exactly five other terms: four in the same layer and one in the other layer. 70

When checking for adjacencies, each term should be checked against the five possible adjacent squares. P 1 and P 2 are essential prime implicants. 71

P 1, P 2, P 3, and P 4 are essential prime implicants. F(A, B, C, D, E) = Ʃ m(0, 1, 3, 8, 9, 14, 15, 16, 17, 19, 25, 27, 31) 72

Using a Karnaugh map to facilitate factoring, we see that the two terms in the first column have A B in common; the two terms in the lower right corner have AC in common. 73

F = ABCD + B CDE + A B + BCE We can use a Karnaugh map for guidance in algebraic simplification. From Figure 5-26, we can add the term ACDE by the consensus theorem and then eliminate ABCD and B CDE. 74

75

Other Forms of Karnaugh Maps Instead of labeling the sides of a Karnaugh map with 0 s and 1 s, some people prefer to use Veitch diagrams. In Veitch diagrams, A = 1 for the half of the map labeled A, and A = 0 for the other half. The other variables have a similar interpretation. 76

Veitch Diagrams 77

Two alternative forms of five-variable maps are also used. One form simply consists of two four-variable maps side-by-side. A modification of this uses a mirror image map. In this map, first and eighth columns are adjacent as are second and seventh columns, third and sixth columns, and fourth and fifth columns. 78

Side-by-side Form of Five-Variable K-Maps 79

Mirror Image Form of Five-Variable K-Maps 80

Lab 81

Lab No topics this week 82

Next Week 83

Next Week Topics Chapter 7 Multi-Level Gate Circuits NAND and NOR Gates Lab introduction 84

Home Work 85

Homework 1. Read Chapters 7 2. Solve the following Chapter 5 problems Programmed Exercise 5.1 Programmed Exercise 5.2 86

References 1. None 87