Engr354: Digital Logic Circuits

Similar documents
Unit 4. Combinational Circuits

EE 108A Lecture 2 (c) W. J. Dally and P. Levis 2

m2 m3 m1 (a) (b) (c) n2 n3

ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design Fall Notes - Unit 1

Metodologie di progetto HW Technology Mapping. Last update: 19/03/09

Logic Synthesis and Verification

ELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-378: Computer Hardware Design Winter Notes - Unit 1

Logic Synthesis and Verification

y1 y2 DEMUX a b x1 x2 x3 x4 NETWORK s1 s2 z1 z2

SIMPLIFICATION OF BOOLEAN ALGEBRA. Presented By: Ms. Poonam Anand

Reduction of Switching Noise in Digital CMOS Circuits by Pin Swapping of Library Cells 1

, g. Exercise 1. Generator polynomials of a convolutional code, given in binary form, are g. Solution 1.

Nondeterministic Automata vs Deterministic Automata

Chapter 8 Roots and Radicals

Chapter 4 State-Space Planning

CARLETON UNIVERSITY. 1.0 Problems and Most Solutions, Sect B, 2005

expression simply by forming an OR of the ANDs of all input variables for which the output is

Project 6: Minigoals Towards Simplifying and Rewriting Expressions

Algorithms for MIS Vector Generation and Pruning

Lecture 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. PMOS Transistors in Series/Parallel Connection

Digital Control of Electric Drives

Test Generation from Timed Input Output Automata

Combinational Logic. Precedence. Quick Quiz 25/9/12. Schematics à Boolean Expression. 3 Representations of Logic Functions. Dr. Hayden So.

Hardware Verification 2IMF20

Solutions - Homework 1 (Due date: September 9:30 am) Presentation and clarity are very important!

where the box contains a finite number of gates from the given collection. Examples of gates that are commonly used are the following: a b

Petri Nets. Rebecca Albrecht. Seminar: Automata Theory Chair of Software Engeneering

TIME AND STATE IN DISTRIBUTED SYSTEMS

Exam Review. John Knight Electronics Department, Carleton University March 2, 2009 ELEC 2607 A MIDTERM

Introduction to Electrical & Electronic Engineering ENGG1203

Instructions. An 8.5 x 11 Cheat Sheet may also be used as an aid for this test. MUST be original handwriting.

AP Calculus BC Chapter 8: Integration Techniques, L Hopital s Rule and Improper Integrals

Dorf, R.C., Wan, Z. T- Equivalent Networks The Electrical Engineering Handbook Ed. Richard C. Dorf Boca Raton: CRC Press LLC, 2000

Overview of Today s Lecture:

Dynamic Template Matching with Mixed-polarity Toffoli Gates

1. Logic verification

= state, a = reading and q j

A Transformation Based Algorithm for Reversible Logic Synthesis

Elements of Computing Systems, Nisan & Schocken, MIT Press. Boolean Logic

Lecture Notes No. 10

Lecture 11 Binary Decision Diagrams (BDDs)

Behavior Composition in the Presence of Failure

Robust Timing-Aware Test Generation Using Pseudo-Boolean Optimization

Chapter 3. Vector Spaces. 3.1 Images and Image Arithmetic

April 8, 2017 Math 9. Geometry. Solving vector problems. Problem. Prove that if vectors and satisfy, then.

University of Sioux Falls. MAT204/205 Calculus I/II

Fault Modeling. EE5375 ADD II Prof. MacDonald

CS 2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2014

Propositional models. Historical models of computation. Application: binary addition. Boolean functions. Implementation using switches.

Technology Mapping Method for Low Power Consumption and High Performance in General-Synchronous Framework

1 PYTHAGORAS THEOREM 1. Given a right angled triangle, the square of the hypotenuse is equal to the sum of the squares of the other two sides.

Chapter 1: Boolean Logic

Bi-decomposition of large Boolean functions using blocking edge graphs

PYTHAGORAS THEOREM WHAT S IN CHAPTER 1? IN THIS CHAPTER YOU WILL:

Synthesis, testing and tolerance in reversible logic

Fachgebiet Rechnersysteme1. 1. Boolean Algebra. 1. Boolean Algebra. Verification Technology. Content. 1.1 Boolean algebra basics (recap)

Table of Content. c 1 / 5

Digital Design IE1204/5

CS 573 Automata Theory and Formal Languages

1.3 SCALARS AND VECTORS

Boolean algebra.

Two-Level Minimization

Logic Controllers 1. normally open contact normally closed contact. George Boole, ( ), Irish mathematician, Analysis of Logic).

CHAPTER 9 MULTIPLEXERS, DECODERS, AND PROGRAMMABLE LOGIC DEVICES

Digital Circuit Engineering

Linear Algebra Introduction

Section 1.3 Triangles

ENGR 3861 Digital Logic Boolean Algebra. Fall 2007

Alpha Algorithm: Limitations

CSC2542 State-Space Planning

Fault Emulation: A New Approach to Fault Grading

Outline Last time: Deriving the State Diagram & Datapath (Cont.) Mapping the Datapath onto Control

Fujitsu Laboratories of America. 77 Rio Robles, San Jose CA happens when one attempts to compare the functionality. inputs is neglected.

Numerical Methods for Chemical Engineers

Synthesis of Hazard-Free Multilevel Logic Under Multiple-Input Changes from Binary Decision Diagrams

The University of Nottingham SCHOOL OF COMPUTER SCIENCE A LEVEL 2 MODULE, SPRING SEMESTER MACHINES AND THEIR LANGUAGES ANSWERS

K-map Definitions. abc

Exercise 3 Logic Control

PAIR OF LINEAR EQUATIONS IN TWO VARIABLES

CS12N: The Coming Revolution in Computer Architecture Laboratory 2 Preparation

CHENG Chun Chor Litwin The Hong Kong Institute of Education

Factorising FACTORISING.

Lecture 6: Coding theory

Control with binary code. William Sandqvist

Computing data with spreadsheets. Enter the following into the corresponding cells: A1: n B1: triangle C1: sqrt

Eigenvectors and Eigenvalues

Finite State Automata and Determinisation

Distance Measurement. Distance Measurement. Distance Measurement. Distance Measurement. Distance Measurement. Distance Measurement

System Validation (IN4387) November 2, 2012, 14:00-17:00

9.1 Day 1 Warm Up. Solve the equation = x x 2 = March 1, 2017 Geometry 9.1 The Pythagorean Theorem 1

2. Binary Decision Diagrams Fachgebiet Rechnersysteme1

= x x 2 = 25 2

Semantic Analysis. CSCI 3136 Principles of Programming Languages. Faculty of Computer Science Dalhousie University. Winter Reading: Chapter 4

Memory Minimization for Tensor Contractions using Integer Linear Programming.

Review of Gaussian Quadrature method

Polyphase Systems. Objectives 23.1 INTRODUCTION

A Study on the Properties of Rational Triangles

Writing Exams: Writing Exams. Exam Review

Behavior Composition in the Presence of Failure

TOPIC: LINEAR ALGEBRA MATRICES

Transcription:

Engr354: Digitl Logi Ciruits Chpter 4: Logi Optimiztion Curtis Nelson Logi Optimiztion In hpter 4 you will lern out: Synthesis of logi funtions; Anlysis of logi iruits; Tehniques for deriving minimum-ost implementtions; Grphil representtion of logi funtions (Krnugh mps); Use of CAD tools to implement logi funtions. Engr354 Chpter 4

Motivtion It is diffiult to minimize funtion using lgeri mnipultion lone euse it is not systemti; Grphil tehniques llow for more systemti (nd visul) pproh to minimiztion; Although softwre tools re used for logi optimiztion, designers like us must understnd the proess; This hpter presents methods for logi minimiztion tht n e utomted using CAD tools. Exmple Funtion Minimizing with lger n e diffiult: Row Numer f 2 3 4 5 6 7 The funtion f = S m(, 2, 4, 5, 6) Engr354 Chpter 4 2

2-Vrile Krnugh Mp Logil djenies m m m 2 m 3 m m 2 m m 3 () Truth tle () Krnugh mp Exmple 2-Vrile Funtion f(,) The funtion f = S m(,, 3) Engr354 Chpter 4 3

3-Vrile Krnugh Mp m m m 2 m 3 m 4 m 5 m 6 m 7 m m 2 m 6 m 4 m m 3 m 7 m 5 () Krnugh mp () Truth tle Exmple 3-Vrile Funtion Minterm f(,,) 2 3 4 5 6 7 The funtion f = S m(, 2, 4, 5, 6) Engr354 Chpter 4 4

4-Vrile Krnugh Mp d m m 4 m 2 m 8 m m 5 m 3 m 9 m 3 m 7 m 5 m m 2 m 6 m 4 m d 4-Vrile Exmple d Engr354 Chpter 4 5

A Seond Exmple d A Third Exmple d Engr354 Chpter 4 6

A Fourth Exmple d 5-Vrile Krnugh Mp d d e = e = Engr354 Chpter 4 7

Terminology A vrile either unomplemented or omplemented is lled literl; A produt term tht indites when funtion is equl to is lled n implint; An implint tht nnot e omined into nother implint tht hs fewer literls is lled prime implint; A over is olletion of implints tht ounts for ll input omintions in whih funtion evlutes to. An essentil prime implint inludes minterm overed y no other prime. Cost is the numer of gtes plus the numer of gte inputs, ssuming primry inputs re ville in oth true nd omplemented form. Minimiztion Proedure s per CAD Tools Generte ll prime implints; Find ll essentil prime implints; If essentil primes do not form over, then selet miniml set of non-essentil primes. Engr354 Chpter 4 8

3-Vrile Exmple Three-vrile funtion f = S m(,, 2, 3, 7) First 4-Vrile Exmple d Four-vrile funtion f = S m(2, 3, 5, 6, 7,,, 3, 4) Engr354 Chpter 4 9

Seond 4-Vrile Exmple d The funtion f = S m(, 4, 8,,, 2, 3, 5) Third 4-Vrile Exmple d. The funtion f = S m(, 2, 4, 5,,, 3, 5) Engr354 Chpter 4

Minimiztion of POS Forms Find over of the s nd form mxterms Inompletely Speified Funtions Often, ertin input onditions nnot our; These re lled don t res; A funtion with don t res is lled n inompletely speified funtion; Don t res n e used to improve the qulity of the logi designed; This ook uses d to indite don t re sitution wheres stndrd industry prtie typilly uses f. Engr354 Chpter 4

Exmple 4-Vrile Funtion d d d d d f = S m(2, 4, 5, 6, ) + d(2, 3, 4, 5) Entered Vrile (EV) Mpping Allows mny vriles to e presented using redued size K-mp; Ours quite frequently in digitl systems, espeilly stte mhines; Requires K-mp ompression nd expnsion; Referenes (Entered-vrile mpping or mp-entered vriles) Tinder, Engineering Digitl Design, Seond Edition (Lirry) Other digitl logi textooks We (?) Engr354 Chpter 4 2

Entered Vrile (EV) Mpping Exmple f = S m(2, 5, 6, 7) f = + + + = + Entered Vrile Truth Tle Compression f Engr354 Chpter 4 3

Entered Vrile Mp Compression f = + + + = + Three Vrile Compression Exmple = + = Engr354 Chpter 4 4

Four Vrile Compression Exmple d d d d d d +d =d + = The funtion f = S m(, 2, 4, 5,,, 3, 5) + = d+d=d Other Exmples Expnsion; Compression nd expnsion using don t res. Engr354 Chpter 4 5

Multiple-Output Ciruits Neessry to implement multiple funtions; Ciruits n e omined to otin lower ost solution y shring some gtes; I only mention this in pssing. Exmple of Multiple-Output Synthesis d d () Funtion f () Funtion f 2 Engr354 Chpter 4 6

Exmple Multiple-Output Ciruit d f d f 2 () Comined iruit for f nd f 2 Multilevel Synthesis SOP or POS iruits hve two levels of gtes; These re only effiient for funtions with few inputs; Ciruits with mny inputs n led to fn-in prolems fn-in is the numer of inputs to gte; Multilevel iruits n lso e more re effiient; Exmple: f = + = (+) Engr354 Chpter 4 7

Krnugh Mps for XOR s nd XNOR s These funtions tend to hve non-djent ptterns in the K-mps. f = + = Å Implementtion of XOR x x Å x 2 x 2 () Sum-of-produts implementtion x x Å x 2 x 2 () NAND gte implementtion Engr354 Chpter 4 8

Optiml Implementtion of XOR f = x Å x 2 = x x 2 + x x 2 = x (x + x 2 ) + x 2 (x + x 2 ) x g x Å x 2 x 2 () Optiml NAND gte implementtion Krnugh Mps for XOR s nd XNOR s d. The funtion f = S m(, 3, 4, 7, 9,, 3, 4) Engr354 Chpter 4 9

Issues We Will Not Cover Multilevel synthesis Ftoring Funtionl deomposition Anlysis of multilevel iruits Cuil representtion Cues nd Hyperues Tulr methods for minimiztion (Quine-MCluskey method) Genertion of prime implints Determintion of minimum over Cuil tehniques for minimiztion CAD Tools espresso finds ext nd heuristi solutions to 2-level synthesis prolem. sis performs multilevel logi synthesis. Numerous ommeril CAD pkges re ville from Cdene, Mentor, Synopsys, nd other Eletroni Design Automtion (EDA) vendors. Engr354 Chpter 4 2

A Complete CAD system Design oneption Design entry, initil synthesis, nd funtionl simultion (see setion 2.8) Logi synthesis/optimiztion Physil design Timing simultion No Design orret? Yes Chip onfigurtion Physil Design Physil design determines how logi is to e implemented in the trget tehnology Plement determines where in the trget devie logi funtion is relized; Routing determines how devies re to e interonneted using wires. Engr354 Chpter 4 2

Timing Simultion Funtionl simultion does not onsider signl propgtion delys After physil design, more urte timing informtion is ville; Timing simultion n e used to hek if design meets performne requirements. Summry In this hpter you lerned out: Synthesis of logi funtions; Anlysis of logi iruits; Tehniques for deriving minimum-ost implementtions; Grphil representtion of logi funtions (Krnugh mps); Use of CAD tools to implement logi funtions. Engr354 Chpter 4 22