EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory

Similar documents
EE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2016 C. NGUYEN PROBLEM SET #4

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

EE143 LAB. Professor N Cheung, U.C. Berkeley

Etching: Basic Terminology

nmos IC Design Report Module: EEE 112

Reactive Ion Etching (RIE)

EE C245 ME C218 Introduction to MEMS Design

Lecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76

ETCHING Chapter 10. Mask. Photoresist

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Lecture 0: Introduction

Section 3: Etching. Jaeger Chapter 2 Reader

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

EE-612: Lecture 22: CMOS Process Steps

1. Narrative Overview Questions

EECS C245 ME C218 Midterm Exam

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Lithography and Etching

LECTURE 5 SUMMARY OF KEY IDEAS

Make sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference

EE C245 ME C218 Introduction to MEMS Design Fall 2010

Fabrication Technology, Part I

EE 434 Lecture 7. Process Technology

Regents of the University of California

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

IC Fabrication Technology

Wet and Dry Etching. Theory

Section 12: Intro to Devices

Section 12: Intro to Devices

EE C245 ME C218 Introduction to MEMS Design Fall 2007

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

EE C245 ME C218 Introduction to MEMS Design Fall 2007

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor

EE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2014 C. Nguyen PROBLEM SET #4

Lecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68

Digital Integrated Circuits EECS 312

EE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington

EE 527 MICROFABRICATION. Lecture 25 Tai-Chang Chen University of Washington

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

MOS Transistor Properties Review

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

Extensive reading materials on reserve, including

Electrical Characteristics of MOS Devices

Development and Characterization of High Frequency Bulk Mode Resonators

ECE611 / CHE611: Electronic Materials Processing Fall 2017 John Labram Solutions to Homework 2 Due at the beginning of class Thursday October 19 th

Device Fabrication: Etch

EE382M-14 CMOS Analog Integrated Circuit Design

Y. C. Lee. Micro-Scale Engineering I Microelectromechanical Systems (MEMS)

EE141- Spring 2003 Lecture 3. Last Lecture

Homework π. π h 2 dy. π h 2 ln[1 + exp[e F /(k B T )]. (4)

UNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.

EE143 Microfabrication Technology Spring 2011 Prof. J. Bokor. Final Exam

Etching Capabilities at Harvard CNS. March 2008

Defense Technical Information Center Compilation Part Notice

Nanofabrication Lab Process Development for High-k Dielectrics

Chapter 2. Design and Fabrication of VLSI Devices

Introduction to Photolithography

CHAPTER 6: Etching. Chapter 6 1

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

DO NOT WRITE YOUR NAME OR KAUST ID NUMBER ON THIS PAGE OR ANY OTHER PAGE PUT YOUR EXAM ID NUMBER ON THIS PAGE AND EVERY OTHER PAGE YOU SUBMIT

Dry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

ECE321 Electronics I

Fig The electron mobility for a-si and poly-si TFT.

DQN Positive Photoresist

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

Microelectronics Part 1: Main CMOS circuits design rules

SUPPLEMENTARY INFORMATION

SCME KIT OVERVIEW. Rainbow Wafer Kit

Lecture 3: CMOS Transistor Theory

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Discussions start next week Labs start in week 3 Homework #1 is due next Friday

Free-Space MEMS Tunable Optical Filter in (110) Silicon

EE105 - Fall 2005 Microelectronic Devices and Circuits

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS 1 MDL NTHU

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Practice 3: Semiconductors

Chapter 8 Ion Implantation

Lecture 18: Microfluidic MEMS, Applications

MOSFET Physics: The Long Channel Approximation

VLSI Design and Simulation

Too many answers to list.

MOS Transistor Theory

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

CS 152 Computer Architecture and Engineering. Lecture 11 VLSI

Lab1. Resolution and Throughput of Ion Beam Lithography.

MOSFET: Introduction

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Transcription:

Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures on a silicon wafer by electroplating nickel through a photoresist mold similar to the process discussed in the electroplating lecture. Assume the exposed area (which is not covered by the photoresist mold) is 15 cm 3, the applied current is regulated at a constant level of 20 ma, and nickel cations in the electrolyte are Ni 2+. Estimate the time required to electroplate a 2- m thick nickel structural layer. (Ni has an atomic weight of 58.69 g/mol and a density of 8.9 g/cm 3.) The required volume of nickel=15cm 2 2μm = 0.003cm 3 Required weight of nickel, w = 0.003cm 3 density = 0.003 8.9g = 0.0267g Here, current,, I = 20mA Atomic weight of nickel, A = 58.69 g/mol Avogadro number, N A = 6.022 10 23 If the electroplating time is t, charge flown in that time, Q = It Number of nickel ions in Q amount of charge = Q/qn where q is the elemental charge and n= valence of the nickel ions = 2. Weight of Q/qn nickel ions = A Q = AIt N A qn According to the requirements, w = N A qn AIt, so t = wn Aqn N A qnt AI = 1.22 hrs Etching 2. The cross-section below is to be etched via reactive ion etching (RIE) of polysilicon. Assume that the RIE is 100% anisotropic for all materials and that the RIE etches polysilicon at a rate of 1 µm/min with the selectivity of polysilicon:sio2:photoresist = 5:1:1. 8 µm 8 µm 60 P.R. 1 µm Anchor Polysilicon SiO 2 Si 3 N 4 Si Substrate

(a) Draw cross-sections of the structure with dimension labeled after etching for (a) 1 min; (b) 2 min; and (c) 3 min.

(b) (Continuing from (a)) After etching for 3 minutes in part (a), the sample is then dipped in a liquid HF solution to etch the SiO2 layer. Assuming the SiO2 etch rate in HF is /min, draw the cross-section after etching in HF for 1 min. Estimate the time needed to etch the entire SiO2 layer. Time needed to etch the SiO2 layer= distance to be etched, d Etch rate. The SiO2 structure on the right has a bigger volume than the structure on the left. So we are considering the time to etch the right one only. d = 7 2 + 0.8 2 = 7.04μm So time needed for etching = 7.04/2 = 3.52 mins 3. Suppose in the polysilicon gate patterning lab the deposited polysilicon thickness is T Poly = 400 nm with a ±10% variation across the wafer and its etch rate in wet polysilicon etchant, E. R. Poly, has a ±10% variation. (a) What is the smallest percent overetch required to ensure that the polysilicon on the field area is removed? (The percent we re looking for is relative to the main etch time given by T Poly /E. R. Poly ) Maximum thickness of polysilicon= 1.1T Poly Minimum etch rate in wet polysilicon etchant= 0.9E. R. Poly

Maximum time required for etching polysilicon completely= 1.22T Poly /E. R. Poly So required overetch = 22% 1.1T Poly 0.9E.R. Poly = (b) Estimate the worst-case undercut distance of the polysilicon gate due to the main etch and overetch calculated in (a). Assume that the photoresist has an infinite selectivity against the polysilicon etchant. Assuming the etching to be completely isotropic, the maximum undercut due to the main etch and 22% overetch is given by Maximum undercut = total etch time maximum etch rate = 1.22T Poly E. R. Poly 1.1E. R. Poly = 1.344T Poly = 537.78 nm (c) Continuing from (b), estimate the worst-case variation of the saturation drain current ID(sat) due to the polysilicon undercut on a fabricated NMOS device with a drawn gate length L = 4 µm. Assume the lithography step perfectly patterns the photoresist with the same dimensions as that drawn on the mask (i.e., L = 4 µm). (Recall that I D(sat) = 1 μc W 2 ox (V L G V th ) 2.) Ideal gate length, L = 4μm Worst case gate length, L = (4 2 maximum undercut)μm = (4 2 0.5378)μm = 2.924μm Hence worst-case variation of the saturation drain current I D(sat) (ideal) I D(sat) (worst case) L L 100% = 100% = 26.89% I D(sat) (ideal) L Ion Implantation 4. Problem 5.3 and 5.8 in the textbook. 5.3 Projected range, R p = 1 μm. Required energy = 900 kev [From Figure 3.1] Straggle, R p = 0.19 μm [From Figure 3.2] 5.8 Implant energy = 20 kev Projected range, R p = 0.023 μm = 23nm. [From Figure 3.1] Straggle, R p = 0.012 μm = 12nm [From Figure 3.2] Peak concentration, N p = Q 10 = 15 = 3.325 2π R p 2π 0.012 10 4 1020 cm 3 Background concentration, N B = 10 16 cm 3 Junction depth, x j = R p + R p 2ln ( N p N B ) = 77.759 nm