LP8340 Low Dropout, Low I Q, 1.0A CMOS Linear Regulator

Similar documents
DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs

LM50 SOT-23 Single-Supply Centigrade Temperature Sensor

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

54AC32 Quad 2-Input OR Gate

LP mA Linear Voltage Regulator for Digital Applications


LM /LM /LM Micropower Voltage Reference Diode

DS0026 Dual High-Speed MOS Driver

LM4040 Precision Micropower Shunt Voltage Reference

DS1691A/DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs

LM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

LM /LM /LM Micropower Voltage Reference Diode

KA78TXX. 3-Terminal 3A Positive Voltage Regulator. Features. Description. Internal Block Diagram.

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

MM74C908 Dual CMOS 30-Volt Relay Driver

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74C85 4-Bit Magnitude Comparator

onlinecomponents.com

DM74LS11 Triple 3-Input AND Gates

DM74LS02 Quad 2-Input NOR Gates

DM7445 BCD to Decimal Decoders/Drivers

LM35 Precision Centigrade Temperature Sensors

LM135/LM235/LM335, LM135A/LM235A/LM335A Precision Temperature Sensors

CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate

LM20 2.4V, 10µA, SC70, micro SMD Temperature Sensor

Features. Y Wide supply voltage range 3V to 15V. Y Guaranteed noise margin 1V. Y High noise immunity 0 45 VCC (typ )

Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )

DM7442A BCD to Decimal Decoders

CGS74CT to 4 Minimum Skew (300 ps) Clock Driver

54ACT899 9-Bit Latchable Transceiver with Parity Generator/Checker

MM54C14 MM74C14 Hex Schmitt Trigger

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

MM54HC148 MM74HC Line Priority Encoder

LP3985 Micropower, 150mA Low-Noise Ultra Low-Dropout CMOS Voltage Regulator

A Guide to Board Layout for Best Thermal Resistance for Exposed Packages

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

MM82C19 16-Line to 1-Line Multiplexer

RP mA, Ultra-Low Noise, Ultra-Fast CMOS LDO Regulator. General Description. Features. Applications. Ordering Information. Marking Information

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

MM54HC08 MM74HC08 Quad 2-Input AND Gate

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

KA79XX/KA79XXA. 3-Terminal 1A Negative Voltage Regulator. Features. Description. Internal Block Digram.

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

CD4028BC BCD-to-Decimal Decoder

MM54C221 MM74C221 Dual Monostable Multivibrator

MM54HC154 MM74HC154 4-to-16 Line Decoder

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

LM108/LM108AQML Operational Amplifiers

MM74C906 Hex Open Drain N-Channel Buffers

5A Low Dropout Linear Regulator

DM74LS138, DM74LS139 Decoders/Demultiplexers

74F139 Dual 1-of-4 Decoder/Demultiplexer

MC78MXX/LM78MXX. 3-Terminal 0.5A Positive Voltage Regulator. Description. Features. Internal Block Digram.

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

PT5108. High-PSRR 500mA LDO GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS. Ripple Rejection vs Frequency. Ripple Rejection (db)

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

74F138 1-of-8 Decoder/Demultiplexer

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

DM74LS181 4-Bit Arithmetic Logic Unit

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

RT9166B. 600mA, Ultra-Fast Transient Response Linear Regulator. General Description. Features. Ordering Information. Applications. Pin Configurations

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

MM74C14 Hex Schmitt Trigger

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

CD40106BC Hex Schmitt Trigger

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

54AC 74AC11 Triple 3-Input AND Gate

CD4093BC Quad 2-Input NAND Schmitt Trigger

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74VHC00 Quad 2-Input NAND Gate

MM74C93 4-Bit Binary Counter

9312 DM9312 One of Eight Line Data Selectors Multiplexers

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

LM79XX. 3-Terminal 1A Negative Voltage Regulator. Features. Description. Internal Block Digram.

CD4013BM CD4013BC Dual D Flip-Flop

OBSOLETE - PART DISCONTINUED

74AC08 74ACT08 Quad 2-Input AND Gate

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

NC7SVU04 TinyLogic ULP-A Unbuffered Inverter

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers

54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates

54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

MM74C221 Dual Monostable Multivibrator

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

MM74C175 Quad D-Type Flip-Flop

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

CM1117F 1A LOW DROPOUT VOLTAGE REGULATOR

MM74C14 Hex Schmitt Trigger

Transcription:

LP8340 Low Dropout, Low I Q, 1.0A CMOS Linear Regulator General Description The LP8340 low-dropout CMOS linear regulator is available in 5, 3.3, 2.5, 1.8 and adjustable output versions. Packaged in the 6ld LLP package and 3ld DPAK. The LP8340 can deliver up to 1.0A output current. Typical dropout voltage is 420m at 1.0A for the 5.0 version, 540m at 1.0A for the 3.3 version, 670m at 1.0A for the 2.5 version and 680m at 800mA for the 1.8 version. The LP8340 includes a zener trimmed bandgap voltage reference, foldback current limiting and thermal overload limiting. The LP8340 features a PMOS output transistor which unlike PNP type low dropout regulators requires no base drive current. This allows the device ground current to remain less than 50µA over operating temperature, supply voltage and irrespective of the load current. Typical Applications Fixed OUT Features n ±1.5% Typical OUT tolerance n 420m Typical Dropout @ 1.0A ( O = 5) n Wide Operating Range 2.7 to 10 n Internal 1.0A PMOS Output Transistor n 19µA Typical Quiescent Current n Thermal Overload Limiting n Foldback Current Limiting n Zener Trimmed Bandgap Reference n Space saving LLP package n Temperature Range LP8340C 0 C to 125 C LP8340I 40 C to 125 C Applications n Hard Disk Drives n Notebook Computers n Battery Powered Electronics n Portable Instrumentation May 2005 LP8340 Low Dropout, Low I Q, 1.0A CMOS Linear Regulator 20060901 Adjustable OUT 20060902 2005 National Semiconductor Corporation DS200609 www.national.com

LP8340 Ordering Information Package Part Number Package Marking Transport Media NSC Drawing 6-Pin LLP LP8340CLD-ADJ LDE06A L041B LP8340CLDX-ADJ LP8340CLD-1.8 L042B LP8340CLDX-1.8 LP8340CLD-2.5 L043B LP8340CLDX-2.5 LP8340CLD-3.3 L051B LP8340CLDX-3.3 LP8340CLD-5.0 L044B LP8340CLDX-5.0 LP8340ILD-ADJ L078B LP8340ILDX-ADJ LP8340ILD-1.8 L079B LP8340ILDX-1.8 LP8340ILD-2.5 L080B LP8340ILDX-2.5 LP8340ILD-3.3 L081B LP8340ILDX-3.3 LP8340ILD-5.0 L082B LP8340ILDX-5.0 3-Pin DPAK LP8340CDT-1.8 75 Units/Rail TD03B LP8340CDT-1.8 LP8340CDTX-1.8 LP8340CDT-2.5 75 Units/Rail LP8340CDT-2.5 LP8340CDTX-2.5 LP8340CDT-3.3 75 Units/Rail LP8340CDT-3.3 LP8340CDTX-3.3 LP8340CDT-5.0 75 Units/Rail LP8340CDT-5.0 LP8340CDTX-5.0 LP8340IDT-1.8 75 Units/Rail LP8340IDT-1.8 LP8340IDTX-1.8 LP8340IDT-2.5 75 Units/Rail LP8340IDT-2.5 LP8340IDTX-2.5 LP8340IDT-3.3 75 Units/Rail LP8340IDT-3.3 LP8340IDTX-3.3 LP8340IDT-5.0 75 Units/Rail LP8340IDT-5.0 LP8340IDTX-5.0 www.national.com 2

Connection Diagrams 6-Pin LLP FIXED OUTPUT OLTAGE 6-Pin LLP ADJUSTABLE OUTPUT OLTAGE LP8340 Bottom iew 20060904 Bottom iew 20060906 Note: IN Pins (Pin 1&6)must be connected together externally for full 1 amp operation (500mA max per pin). OUT Sense (Pin 5) must be connected to OUT (Pin 4). T0-252 Top iew 20060905 3 www.national.com

LP8340 Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. IN, OUT, OUT Sense, ADJ 0.3 to 12 Storage Temperature Range 65 C to 160 C Junction Temperature (T J ) 150 C Power Dissipation (Note 3) ESD Rating Human Body Model (Note 6) 2k Machine Model 200 Operating Ratings(Notes 1, 2) Supply oltage 2.7 to 10 Temperature Range LP8340C 0 C to 125 C LP8340I 40 C to 125 C LP8340C Electrical Characteristics Unless otherwise specified all limits guaranteed for IN = O + 1, C IN =C OUT = 10µF, T J = 25 C. Boldface limits apply over the full operating temperature range of T J = 0 C to 125 C Symbol Parameter Conditions Min IN Input oltage LP8340-ADJ,1.8, 2.5, 5.0 OUT Output oltage LP8340-ADJ, ADJ = OUT I OUT = 10mA, IN = 2.7, T J = 25 C 100µA I OUT 800mA, 3.0 IN OUT +4 800mA <I OUT 1.0A, 3.2 IN OUT +4 LP8340-1.8 I OUT = 10mA, IN = 2.8, T J = 25 C 100µA I OUT 800mA, 3.2 IN 6 800mA <I OUT 1.0A, 3.4 IN 6 I OUT = 10mA, IN = 3.8, T J = 25 C 100µA I OUT 1.0A, 3.8 IN 6.5 I OUT = 10mA, IN = 4.3 T J = 25 C 100µA I OUT 1.0A, 4.3 IN 7.5 I OUT = 10mA, IN = 6, T J = 25 C 100µA I OUT 1.0A, 6 IN 9 Typ (Note 4) Max 2.7 10 10 1.231 1.213 1.213 1.773 1.746 1.746 2.463 2.425 3.250 3.201 4.925 4.850 1.250 1.800 1.269 1.288 1.288 1.827 1.854 1.854 2.500 2.538 2.575 3.300 3.350 3.399 5.000 5.075 5.150 O Load Regulation LP8340-ADJ, ADJ=OUT I OUT = 1mA to 1.0A, IN = 3.2 6 25 LP8340-1.8 I OUT = 1mA to 1.0A, IN = 3.4 8 30 I OUT = 1mA to 1.0A, IN = 3.5 15 50 m I OUT = 1mA to 1.0A, IN = 4.3 20 75 I OUT = 1mA to 1.0A, IN =6 25 100 O Line Regulation OUT + 0.5 IN 10, I OUT = 25mA (Note 7) 4 15 m Units www.national.com 4

LP8340C Electrical Characteristics (Continued) Unless otherwise specified all limits guaranteed for IN = O + 1, C IN =C OUT = 10µF, T J = 25 C. Boldface limits apply over the full operating temperature range of T J = 0 C to 125 C Symbol Parameter Conditions Min IN O Dropout oltage (Note 7) (Note 8) Typ (Note 4) Max LP8340-1.8 I OUT = 800mA 680 1400 I OUT = 800mA 550 1000 I OUT = 1.0A 670 1300 LP8340-ADJ, OUT = 3.3, I OUT = 800mA 420 800 m LP8340-ADJ, I OUT = 1.0A 540 1000 I OUT = 800mA 330 650 I OUT = 1.0A 420 800 I Q Quiescent Current IN 10 19 50 µa Minimum Load Current IN OUT 4 100 µa I LIMIT Foldback Current Limit IN OUT >5 450 IN OUT <4 1600 ma Ripple Rejection Ratio IN (dc) = OUT +2 IN (ac)=1 P-P @ 120Hz 48 55 db T SD Thermal Shutdown Temp. Thermal Shutdown Hyst. ADJ Input Leakage Current OUT Leakage Current ADJ = 1.5 or 0 ±0.01 ±100 na LP8340-ADJ ADJ = OUT, OUT = 2, IN = 10 10 LP8340-1.8, OUT = 2.5, IN = 10 10, OUT = 3.5, IN = 10 10 µa, OUT = 4, IN = 10 10, OUT = 6, IN = 10 10 e n Output Noise 10Hz to 10kHz, R L =1kΩ, C OUT = 10µF 250 µrms 160 10 Units C LP8340 LP8340I Electrical Characteristics Unless otherwise specified all limits guaranteed for IN = O + 1, C IN =C OUT = 10µF, T J = 25 C. Boldface limits apply over the full operating temperature range of T J = 40 C to 125 C Symbol Parameter Conditions Min IN Input oltage LP8340-ADJ,1.8, 2.5, 5.0 Typ (Note 4) Max 2.7 10 10 Units 5 www.national.com

LP8340 LP8340I Electrical Characteristics (Continued) Unless otherwise specified all limits guaranteed for IN = O + 1, C IN =C OUT = 10µF, T J = 25 C. Boldface limits apply over the full operating temperature range of T J = 40 C to 125 C Symbol Parameter Conditions Min OUT Output oltage LP8340-ADJ, ADJ = OUT I OUT = 10mA, IN = 2.7, T J = 25 C 100µA I OUT 800mA, 3.0 IN OUT +4 800mA <I OUT 1.0A, 3.2 IN OUT +4 LP8340-1.8 I OUT = 10mA, IN = 2.8, T J = 25 C 100µA I OUT 800mA, 3.2 IN 6 800mA <I OUT 1.0A, 3.4 IN 6 I OUT = 10mA, IN = 3.8, T J = 25 C 100µA I OUT 1.0A, 3.8 IN 6.5 I OUT = 10mA, IN = 4.3 T J = 25 C 100µA I OUT 1.0A, 4.3 IN 7.5 I OUT = 10mA, IN = 6, T J = 25 C 100µA I OUT 1.0A, 6 IN 9 1.231 1.213 1.213 1.773 1.746 1.746 2.463 2.425 3.250 3.201 4.925 4.850 Typ (Note 4) 1.250 1.800 Max 1.269 1.288 1.288 1.827 1.854 1.854 2.500 2.538 2.575 3.300 3.350 3.399 5.000 5.075 5.150 O Load Regulation LP8340-ADJ, ADJ=OUT I OUT = 1mA to 1.0A, IN = 3.2 6 25 LP8340-1.8 I OUT = 1mA to 1.0A, IN = 3.4 8 30 I OUT = 1mA to 1.0A, IN = 3.5 15 50 m I OUT = 1mA to 1.0A, IN = 4.3 20 75 I OUT = 1mA to 1.0A, IN =6 25 100 O Line Regulation OUT + 0.5 IN 10, I OUT = 25mA (Note 7) 4 15 m IN O Dropout oltage (Note 7) (Note 8) LP8340-1.8 I OUT = 800mA 680 1400 I OUT = 800mA 550 1000 I OUT = 1.0A 670 1300 LP8340-ADJ, OUT = 3.3, I OUT = 800mA 420 800 m LP8340-ADJ, I OUT = 1.0A 540 1000 I OUT = 800mA 330 650 I OUT = 1.0A 420 800 I Q Quiescent Current IN 10 19 50 µa Minimum Load Current IN OUT 4 100 µa I LIMIT Foldback Current Limit IN OUT >5 450 IN OUT <4 1600 ma Ripple Rejection Ratio IN (dc) = OUT +2 IN (ac)=1 P-P @ 120Hz 48 55 db Units www.national.com 6

LP8340I Electrical Characteristics (Continued) Unless otherwise specified all limits guaranteed for IN = O + 1, C IN =C OUT = 10µF, T J = 25 C. Boldface limits apply over the full operating temperature range of T J = 40 C to 125 C Symbol Parameter Conditions Min T SD Thermal Shutdown Temp. Thermal Shutdown Hyst. ADJ Input Leakage Current OUT Leakage Current Typ (Note 4) 160 10 Max ADJ = 1.5 or 0 ±0.01 ±100 na LP8340-ADJ ADJ = OUT, OUT = 2, IN = 10 10 LP8340-1.8, OUT = 2.5, IN = 10 10, OUT = 3.5, IN = 10 10 µa, OUT = 4, IN = 10 10, OUT = 6, IN = 10 10 e n Output Noise 10Hz to 10kHz, R L =1kΩ, C OUT = 10µF 250 µrms Units C LP8340 Note 1: Absolute Maximum ratings indicate limits beyond which damage may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions. Note 2: All voltages are with respect to the potential at the ground pin. Note 3: Maximum Power dissipation for the device is calculated using the following equations: where T J(MAX) is the maximum junction temperature, T A is the ambient temperature, and θ JA is the junction-to-ambient thermal resistance. The value of the θ JA for the LLP package is specifically dependant on the PCB trace area, trace material, and the number of layers and thermal vias. For improved thermal resistance and power dissipation for the LLP package, refer to Application Note AN-1187. Note 4: Typical alues represent the most likely parametric norm. Note 5: All limits are guaranteed by testing or statistical analysis. Note 6: Human body model 1.5kΩ in series with 100pF. Note 7: Condition does not apply to input voltages below 2.7 since this is the minimum input operating voltage. Note 8: Dropout voltage is measured by reducing IN until O drops 100m from its normal value. 7 www.national.com

LP8340 Typical Performance Characteristics Unless otherwise specified, IN = O + 1.5, C IN =C OUT = 10µF X7R ceramic, T J = 25 C Output oltage Change vs. Temperature Dropout oltage vs. Load Current 20060907 20060908 Ground Current vs. Temperature (I LOAD = 1A) Ground Current vs. Load Current 20060909 20060910 Ground Current vs. Input oltage Ripple Rejection Ratio vs. Frequency 20060911 20060912 www.national.com 8

Typical Performance Characteristics (Continued) LP8340-1.8 Min IN LP8340-ADJ Min IN LP8340 20060919 20060920 Load Transient Response Line Transient Response (I LOAD = 10mA) 20060913 20060914 Start-up Response Minimum Input oltage Rise Time 20060915 20060921 9 www.national.com

LP8340 Typical Performance Characteristics (Continued) Minimum Input oltage Rise Time Minimum Input oltage Rise Time 20060922 20060923 Minimum Input oltage Rise Time Minimum Input oltage Rise Time 20060924 20060925 www.national.com 10

Applications Section GENERAL INFORMATION The LP8340 is a low-dropout, low quiescent current linear regulator. As shown in Figure 1 it consists of a 1.25 reference, error amplifier, MOSFET driver, PMOS pass transistor and for the fixed output versions, an internal feedback network (R 1 /R 2 ). In addition, the device is protected from overload by a thermal shutdown circuit and a foldback current limit circuit The 1.25 reference is connected to the inverting input of the error amplifier. Regulation of the output voltage is achieved by means of negative feedback to the noninverting input of the error amplifier. Feedback resistors R 1 and R 2 are either internal or external to the device, depending on whether it is a fixed voltage version or the adjustable version. The negative feedback and high open loop gain of the error amplifier cause the two inputs of the error amp to be virtually equal in voltage. If the output voltage changes due to load changes, the error amplifier and MOSFET driver provide the appropriate drive to the pass transistor to maintain the error amplifier s inputs as virtually equal. LP8340 20060903 FIGURE 1. LP8340 Functional Block Diagram EXTERNAL CAPACITOR An Input capacitor of 1µF or greater is required between the LP8340 IN pin and ground. While 1µF will provide adequate bypassing of the IN supply larger values of input capacitor (i.e. 10µF) can provide improved bypassing of power supply noise. Stable operation can be achieved with an output capacitor of 1µF or greater, either ceramic X7R dielectric or aluminum/ tantalum electrolytic. While the minimum capacitor value is 1µF, the typical output capacitor values selected range from 1µF to 10µF. The larger values provide improved loadtransient response, power supply rejection and stability. OUTPUT OLTAGE SETTING (ADJ ERSION ONLY) The output voltage is set according to the amount of negative feedback (Note that the pass transistor inverts the feedback signal). This feedback is determined by R 1 and R 2 with the resulting output voltage represented by the following equation: Use the following equation to determine the values of R 1 and R 2 for a desired OUT (R 2 = 100kΩ is recommended). MINIMUM LOAD CURRENT A minimum load of 100µA is required for regulation and stability over the entire operating temperature range. If actual load current fall below 100µA it is recommended that a resistor of value R L = O /100µA be placed between O and ground. 11 www.national.com

LP8340 Applications Section (Continued) START UP CONSIDERATIONS Under certain operating conditions, overshoot of OUT at start-up can occur. The observed overshoot is a function of rise time of IN waveform, C OUT, start-up load current, and IN OUT differential. The relationship between these conditions is shown in the Typical Performance Characteristics curves (Minimum Input oltage Rise Time). IN rise times above the curve result in <5% overshoot. Customers are encouraged to check the suitability of LP8340 in their specific application. www.national.com 12

Physical Dimensions inches (millimeters) unless otherwise noted LP8340 6-Pin LLP NS Package Number LDE06A 3-Pin DPAK NS Package Number TD03B 13 www.national.com

LP8340 Low Dropout, Low I Q, 1.0A CMOS Linear Regulator Notes National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. For the most current product information visit us at www.national.com. LIFE SUPPORT POLICY NATIONAL S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. BANNED SUBSTANCE COMPLIANCE National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no Banned Substances as defined in CSP-9-111S2. National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 www.national.com National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560