A Novel Cell Placement Algorithm for Flexible TFT Circuit with Mechanical Strain and Temperature Consideration

Similar documents
Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

EE582 Physical Design Automation of VLSI Circuits and Systems

A New Surface Potential-based Compact Model for IGZO TFTs in RFID Applications

Reducing power in using different technologies using FSM architecture

Degradation Mechanisms of Amorphous InGaZnO Thin-Film Transistors Used in Foldable Displays by Dynamic Mechanical Stress

HIGH-PERFORMANCE circuits consume a considerable

Minimizing Clock Latency Range in Robust Clock Tree Synthesis

SWITCHED-CAPACITOR (SC) circuits are a costeffective

Adding a New Dimension to Physical Design. Sachin Sapatnekar University of Minnesota

Skew Management of NBTI Impacted Gated Clock Trees

Dynamic Adaptation for Resilient Integrated Circuits and Systems

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 28, NO. 9, SEPTEMBER /$26.

On Detecting Multiple Faults in Baseline Interconnection Networks

Long Channel MOS Transistors

ISSN (PRINT): , (ONLINE): , VOLUME-4, ISSUE-10,

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Incremental Latin Hypercube Sampling

Ming-C. Cheng: Research overview

DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction

NANO-CMOS DESIGN FOR MANUFACTURABILILTY

Website: ECE 260B CSE 241A Parasitic Estimation 1

Floating Point Representation and Digital Logic. Lecture 11 CS301

Chapter 2. Design and Fabrication of VLSI Devices

Semiconductor Memories

Timing, Energy, and Thermal Performance of Three-Dimensional Integrated Circuits

LEVEL 61 RPI a-si TFT Model

Minimum Cost Flow Based Fast Placement Algorithm

VLSI Design Verification and Test Simulation CMPE 646. Specification. Design(netlist) True-value Simulator

Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling

UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement

MOSFET: Introduction

nmos IC Design Report Module: EEE 112

EE582 Physical Design Automation of VLSI Circuits and Systems

Introducing the RoVaCBE Flagship project: Roll-to-roll Vacuum-processed Carbon Based Electronics. Dr Hazel Assender, University of Oxford

A Framework for Layout-Level Logic Restructuring. Hosung Leo Kim John Lillis

EE582 Physical Design Automation of VLSI Circuits and Systems

Thermal-reliable 3D Clock-tree Synthesis Considering Nonlinear Electrical-thermal-coupled TSV Model

CMOS Transistors, Gates, and Wires

SILICON-ON-INSULATOR (SOI) technology has been regarded

MOS Transistor Properties Review

Electronics I. Midterm 2

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

Lecture 1: Circuits & Layout

Multi-Objective Module Placement For 3-D System-On-Package

Atomistic effect of delta doping layer in a 50 nm InP HEMT

Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies. Philips Research, The Netherlands

Three-Tier 3D ICs for More Power Reduction: Strategies in CAD, Design, and Bonding Selection

Thin Film Transistors (TFT)

New Functions. Test mode and Specimen failure. Power cycle test system with thermal analysis capability using structure function.

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Design and Implementation of Carry Tree Adders using Low Power FPGAs

Administrative Stuff

Digital VLSI Design I

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

Research and Development of Parylene Thin-Film Deposition and Application for Water-Proofing

Supporting Online Material for

Special Nodes for Interface

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

High speed vacuum deposition of organic TFTs in a roll-to-roll facility

Flash Memory Cell Compact Modeling Using PSP Model

An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory

Free-standing Organic Transistors and Circuits. with Sub-micron thickness

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

A Temperature-aware Synthesis Approach for Simultaneous Delay and Leakage Optimization

c. VH: Heating voltage between the collector and emitter.

PAPER A Low-Complexity Step-by-Step Decoding Algorithm for Binary BCH Codes

Embedded Systems Design: Optimization Challenges. Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

Flexible Piezoelectric-Induced Pressure Sensors for Static. Measurements Based on Nanowires/Graphene Heterostructures

Interconnect Yield Model for Manufacturability Prediction in Synthesis of Standard Cell Based Designs *

An Automated Approach for Evaluating Spatial Correlation in Mixed Signal Designs Using Synopsys HSpice

Measurement and Modeling of MOS Transistor Current Mismatch in Analog IC s

Lecture #39. Transistor Scaling

Proposed Thermal Circuit Model for the Cost Effective Design of Fin FET

THE UNIVERSITY OF MICHIGAN. Faster Static Timing Analysis via Bus Compression

PRODUCT yield plays a critical role in determining the

Roll-to-roll manufacture of organic transistors for low cost circuits

Accurate Thermal Analysis Considering Nonlinear Thermal Conductivity

Design of A Efficient Hybrid Adder Using Qca

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Part 5: Quantum Effects in MOS Devices

On Critical Path Selection Based Upon Statistical Timing Models -- Theory and Practice

THERMAL MODELING OF INTEGRATED CIRCUITS IN DIGITAL SIMULATION ENVIRONMENTS

EE382M-14 CMOS Analog Integrated Circuit Design

Lecture 2 Thin Film Transistors

Digital electronic systems are designed to process voltage signals which change quickly between two levels. Low time.

Complete Surface-Potential Modeling Approach Implemented in the HiSIM Compact Model Family for Any MOSFET Type

A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization

Digital Integrated Circuits A Design Perspective

NEEDS Thermoelectric Compact Model Documentation Version 1.0.0

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Signal integrity in deep-sub-micron integrated circuits

L15: Custom and ASIC VLSI Integration

Variation-aware Clock Network Design Methodology for Ultra-Low Voltage (ULV) Circuits

Signal-Path Driven Partition and Placement for Analog Circuit. Di Long, Xianlong Hong, Sheqin Dong EDA Lab, Tsinghua University

Reduction of Detected Acceptable Faults for Yield Improvement via Error-Tolerance

Transcription:

A Novel Cell Placement Algorithm for Flexible TFT Circuit with Mechanical Strain and Temperature Consideration Jiun-Li Lin, Po-Hsun Wu, and Tsung-Yi Ho Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan 林俊利 Jiun-Li Lin Presenter love13140@eda.csie.ncku.edu.tw : Jiun-Li Lin Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan

Outline Introduction Problem formulation Algorithm Experimental results Conclusion 2

Introduction (1/4) Depth : 7.6 mm Weight : 112 gram Apple iphone 5 3

Introduction (2/4) 4

Introduction (3/4) Lightweight Thin Bendable Portability Flexibility 5

Introduction (4/4) Thin-film transistor ( TFT ) Flexible TFT technology has many advantages Source Channel Drain - Low manufacturing cost - Short manufacturing time - Light weight Gate Glass Gate insulator - Flexibility Challenges - Mobility variation 6

Mobility Mobility determines how quickly an electron can move through metal or semiconductor metal Mobility may change under outside effects, called mobility variation, which makes a great impact on the cell delay metal - Mechanical strain - Temperature 7

Mobility Variation Mobility variation may leads to timing violations - Mechanical strain - Temperature 1/ 1 3/ 4 5/ 7 7/ 10 C 1 C 2 C 3 C 4 1/ 1 3/ 4 7/ 7 11/ 10 C 1 C 2 C 3 C 4 Violate 8

Mechanical Strain Effects Mobility variation under mechanical strain in different TFT technologies TFT technology Compressive strain Tensile strain a-si TFT -26% 8% organic TFT 20% -30% poly-si TFT 44% -44% A-IGZO TFT -2% 3% Separate cells which locate on critical paths 9

Temperature Effects Better mobility is obtained when temperature locates in Region I [16] To make the temperature close to Region I, hot cells are required to be adequately separated [16]M. Zhu, G. Liang, T. Cui, and K. Varahramyan. Temperature and field dependent mobility in pentacene-based thin film transistors. Solid-State Electronics, 49(6):884 888, 2005 10

Placement Examples Critical cells R S R S 14 12 1 9 1 12 14 9 6 2 13 2 6 13 16 11 3 4 16 8 3 4 8 18 15 10 11 18 15 17 5 7 17 5 7 10 (a) Wirelength consideration only Hot cells Hotspot (b) Mechanical strain consideration 1 12 14 9 1 18 9 2 6 13 15 2 13 12 16 8 3 4 11 8 4 11 18 15 17 6 16 3 14 10 5 7 10 7 17 5 (c) Mechanical strain consideration (d) Both Mechanical strain and Temperature 11

Outline Introduction Problem formulation Algorithm Experimental results Conclusion 12

Problem Formulation Design Verilog DEF Layout LEF Library TFT Placer Objective Minimize ICPD Final Placement 13

What is ICPD Increase in critical path delay (ICPD) ICPD w o o 100% μ w : μ o : the critical path delay in working temperature (by simulation) and with mechanical strain the critical path delay in room temperature (30 ) and with no mechanical strain 14

Outline Introduction Problem formulation Algorithm Experimental results Conclusion 15

Algorithm Flow Circuit Netlist and Cell Library Initial Static Timing Analysis Critical Cells Extraction Hotspot-aware Placement Progressive-Partitioning Based Cell Distribution Multilevel Global Placement Row-based Detail Placement Static Timing Analysis with Mobility Consideration A Placement with Minimum Mobility Variation 16

Critical Cells Extraction In order to accurately catch the critical path under the impact of temperature, several circuit paths with largest path delay will be chosen as the critical paths A B Cell output time C 3 C 1 1.2 C 4 3.7 4.2 C 6 5.1 X C C 2 1.6 C 7 4.4 C 5 C 5 C 7 5.0 Y Critical path P 1 : C 2 C 4 C 6 Critical path P 2 : C 2 C 5 C 7 : Input pin : Cell : Output pin 17

Progressive-Partitioning Based Cell Distribution Cells are classified into two categories - Critical cells - Non-critical cells Progressive-Partitioning Based Cell Distribution - Thermal-aware non-critical cells distribution - ILP-based critical cells distribution Critical path Critical cell Non-critical cell 18

Thermal-aware Non-critical Cell Distribution Since heat has great impact on mobility, non-critical cells must be separated properly by power density (power per unit area) Cells must be distributed into bins meanwhile minimize the difference of total power density between bins A K-way graph partitioning method (hmetis [7]) is applied to distribute all non-critical cells to different groups while minimizing total wirelength and the chip temperature Power density as the weight [7] G. Karypis and V. Kumar. hmetis: A Hypergraph Partitioning Package. http://glaros.dtc.umn.edu/gkhome/metis/hmetis/download, 1999. 19

ILP-based Critical Cell Distribution For mobility and chip performance, critical cells need to - Separated evenly in all bins - Distributed while minimizing wirelength Long wirelength Cells distributed unevenly Good distribution 20

ILP Notations P C i c ij NC nc i B B i max x k ij y k i z ijk a set of critical paths a set of critical cells in critical path p i, p i P a critical cell j, c ij C i a set of non-critical cells a non-critical cell i a set of bins of a chip a constraint for maximum number of critical cells in a bin a 0-1 variable represents that a critical cell c ij is assigned to bin b k a 0-1 constant represents that a non-critical cell nc i is in bin b k a 0-1 constant represents the connection between c ij and nc k 21

B max = 2 ILP Formulation Objective function Exclusivity constraint Distribution constraint 22 ) ( : 1 1 1 1 k l k ij P i Ci j B k NC l ijl y x z Minimize P p C c c i i ij B k ij k, 1, 1 P p C c B k B c i i ij C j i ij k i,,, 1 max max B C B i i A A A B A C E D F

Multilevel Global Placement (1/2) At clustering stage, it will iteratively group a set of bins based on temperature and wirelength consideration At declustering stage, it will iteratively ungroup a set of clustered bins and enumerate all possible positions of all clustered bins to find the best bin placement Rotation methodology is applied when declustering which rotate each cluster to reduce the wirelength d d 1 2 3 4 6 5 3 4 6 5 3 4 6 5 8 7 5 6 7 8 2 1 7 8 2 1 7 8 2 1 4 3 9 10 11 12 9 10 11 12 14 13 11 12 14 13 11 12 13 14 15 16 13 14 15 16 10 9 15 16 10 9 15 16 HPWL = 10d (a) HPWL = 4d (b) 23

Multilevel Global Placement (2/2) Perform clustering and create clusters for the next level. clustering clustering discrete clusters discrete bins Cluster Bin single cluster declustering declustering Recursively decluster and permute clusters to refine the placement. 24

Row-based Detail Placement Partition all cells to different rows based on cell connectivity Cells in the same row are classified into hot cells and cool cells and group a hot cell and cool cell as a pair All possible pair orders inside a row and all possible row orders are enumerated 25

Outline Introduction Problem formulation Algorithm Experimental results Conclusion 26

Experimental Results (1/2) Circuit [10] This work WL(10 8 ) ICPD(%) T max (c) Time(s) WL(10 8 ) ICPD(%) T max (c) Time(s) s1423 0.47 5.88 48.95 4.90 0.35 4.07 50.78 2.18 s5378 1.89 16.69 121.51 9.14 2.08 8.40 95.38 8.29 s9234 3.57 7.72 82.27 41.50 4.07 2.55 68.26 9.93 s15850 9.89 20.54 141.95 252.01 9.51 6.87 105.24 14.78 s35932 42.31 7.39 146.8 82.63 21.25 5.88 120.87 22.91 s38417 42.51 25.44 148.17 310.57 25.80 9.07 120.92 29.65 s38584 42.79 16.34 132.63 180.79 33.26 10.98 110.19 30.30 Norm. 1.30 2.14 1.21 6.45 1.00 1.00 1.00 1.00 *T max is the maximum chip temperature [10] W.-H. Liu, E.-H. Ma, W.-E. Wei, and J. C.-M. Li. Placement optimization of flexible TFT digital circuits. IEEE Design Test of Computers, 28(6):24 31, November 2011. 27

Experimental Results (2/2) 130 ⁰C Largest case : s38584 WL(10 8 ) ICPD(%) T max (c) Time(s) 33.26 10.98 110.19 30.30 85⁰C (a) Ours WL(10 8 ) ICPD(%) T max (c) Time(s) 42.79 16.34 132.63 180.79 [10] W.-H. Liu, E.-H. Ma, W.-E. Wei, and J. C.-M. Li. Placement optimization of flexible TFT digital circuits. IEEE Design Test of Computers, 28(6):24 31, November 2011. (b) [10] 28

Outline Introduction Problem formulation Algorithm Experimental results Conclusion 29

Conclusion In this paper : - The impact of temperature on mobility variation have been demonstrated and derive new problem formulation for flexible TFT - A novel cell placement flow and algorithms to minimize the mobility variation caused by the change of both mechanical strain and temperature while minimizing total wirelength is proposed - Experimental results have demonstrated that the proposed algorithms can reduce the ICPD without routing overhead 30

31