NMOS (N-Channel Metal Oxide Semiconductor) Transistor. NMOS Transistor in Equilibrium

Similar documents
MOS Transistor Properties Review

Microelectronics Part 1: Main CMOS circuits design rules

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 3: CMOS Transistor Theory

Practice 3: Semiconductors

Lecture 12: MOSFET Devices

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

ECE 342 Electronic Circuits. 3. MOS Transistors

EE105 - Fall 2005 Microelectronic Devices and Circuits

3 Minority carrier profiles (the hyperbolic functions) Consider a

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

The Gradual Channel Approximation for the MOSFET:

EE105 - Fall 2006 Microelectronic Devices and Circuits

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Lecture XVII. Abstract We introduce the concept of directional derivative of a scalar function and discuss its relation with the gradient operator.

On my honor as a student, I have neither given nor received unauthorized assistance on this exam.

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

FIELD-EFFECT TRANSISTORS

ECE 546 Lecture 10 MOS Transistors

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

MOS Transistor I-V Characteristics and Parasitics

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOS Transistor Theory

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Lecture 12 Circuits numériques (II)

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

MOSFET: Introduction

Lecture 28 Field-Effect Transistors

Lecture 12: MOS Capacitors, transistors. Context

Numerical Analysis MTH603. dy dt = = (0) , y n+1. We obtain yn. Therefore. and. Copyright Virtual University of Pakistan 1

Chapter 2 MOS Transistor theory

Field-Effect (FET) transistors

Design of Analog Integrated Circuits

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Integrated Circuits & Systems

Higher Derivatives. Differentiable Functions

LIMITATIONS OF EULER S METHOD FOR NUMERICAL INTEGRATION

Lecture 14 - Digital Circuits (III) CMOS. April 1, 2003

Stepped-Impedance Low-Pass Filters

ECEN474/704: (Analog) VLSI Circuit Design Spring 2018

The Devices. Jan M. Rabaey

Andrei Vladimirescu Homework #6 EECS141 Due Friday, April 1 st, Cory. X A B C D E F G using complementary

P-MOS Device and CMOS Inverters

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Chapter 9 - Solved Problems

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Lecture 4: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory

4. The slope of the line 2x 7y = 8 is (a) 2/7 (b) 7/2 (c) 2 (d) 2/7 (e) None of these.

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 4 Field-Effect Transistors

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Chapters 19 & 20 Heat and the First Law of Thermodynamics

MOS Capacitors ECE 2204

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Solution for the Homework 4

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 10 - Carrier Flow (cont.) February 28, 2007

Homework Assignment No. 1 - Solutions

Last lecture (#4): J vortex. J tr

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE 240B Spring Advanced Analog Integrated Circuits Lecture 2: MOS Transistor Models. Elad Alon Dept. of EECS

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

ECE315 / ECE515 Lecture 11 Date:

ECE 342 Electronic Circuits. Lecture 34 CMOS Logic

ECE315 / ECE515 Lecture-2 Date:

EE 560 MOS TRANSISTOR THEORY

Section 2.1 The Definition of the Derivative. We are interested in finding the slope of the tangent line at a specific point.

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

DC and Transient Responses (i.e. delay) (some comments on power too!)

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Dual Nature of matter and radiation: m v 1 c

MOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

EE 434 Lecture 33. Logic Design

Chapter 1 Functions and Graphs. Section 1.5 = = = 4. Check Point Exercises The slope of the line y = 3x+ 1 is 3.

CMOS Inverter (static view)

The transistor is not in the cutoff region. the transistor is in the saturation region. To see this, recognize that in a long-channel transistor ifv

Math 102 TEST CHAPTERS 3 & 4 Solutions & Comments Fall 2006

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

f a h f a h h lim lim

Derivatives of Exponentials

ECE321 Electronics I

ECE 497 JS Lecture - 12 Device Technologies

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

ELECTRONICS IA 2017 SCHEME

Transcription:

NMOS (N-Cannel Metal Oxide Semiconductor) Transistor e e e oxide insulator e e e NMOS Transistor in Equilibrium oxide insulator Wen te transistor is left alone, some electrons from te wells diffuse into te material to fill oles. Tis creates negative ions in te material and positive ions are left beind in te material.

NMOS Transistor in Cutoff V GS > 0 oxide insulator _ Wen a small, positive V GS is applied, oles move away from te. Electrons from complete atoms elsewere in te material move to fill oles near te instead. NMOS Transistor Cannel V GS > V TH(N) oxide insulator e e _ e e e Wen V GS is larger tan a tresold voltage V TH(N), te attraction to te is so great tat free electrons collect tere. Tus te applied V GS creates an induced cannel under te (an area wit free electrons).

NMOS Transistor rain Current V GS > V TH(N) oxide insulator e e _ e e e V S > 0 Wen a positive V S is applied, te free electrons flow from te to te. (Positive current flows from to ). Te amount of current depends on V S, as well as te number of electrons in te cannel, cannel dimensions, and material. NMOS Transistor V S V GS I G oxide insulator I G I G V GS _ I S - V S

NMOS I-V CHARACTERISTIC G I G V GS _ I S - V S Since te transistor is a 3-terminal device, tere is no single I-V caracteristic. Note tat because of te insulator, I G = 0 A. We typically define te MOS I-V caracteristic as I vs. V S for a fixed V GS. MOES OF OPERATION For small values of V GS, V GS V TH(N), te cannel is not formed. No current flows. Tis is cutoff mode. Wen V GS > V TH(N), current I may flow from to, and te following modes of current flow are possible. Te mode of current flow depends on te propelling voltage, V S, and te cannel-inducing voltage, V GS V TH(N). Wen V S < V GS V TH(N), current is starting to flow. I increases rapidly wit increased V S. Tis is triode mode. Wen V S V GS V TH(N), current is reacing its maximum value. I does not increase muc wit increased V S. Tis is called saturation mode.

NMOS I-V CHARACTERISTIC Cutoff Mode Occurs wen V GS V TH(N) I = 0 Triode Mode Occurs wen V GS > V TH(N) and V S < V GS -V TH(N) I = W µ n C L OX ( V GS V TH(N) ( V S /2)) V S Saturation Mode Occurs wen V GS > V TH(N) and V S V GS -V TH(N) 2 ( V V ) ( 1 λ V ) W 1 I = µ ncox GS TH(N) L 2 n S NMOS I-V CHARACTERISTICS I triode mode saturation mode V GS = 3 V V S = V GS -V TH(N) V GS = 2 V V GS = 1 V V S cutoff mode

PMOS (P-Cannel Metal Oxide Semiconductor) Transistor oxide insulator Same as NMOS, only and switced PMOS Transistor Cannel V GS < V TH(P) < 0 oxide insulator e e e e e e e e e e Wen V GS is more negative tan a tresold voltage V TH(P), te attracts many positive ions and oles (repels electrons) Tus te applied V GS creates an induced cannel under te (an area wit positive ions).

PMOS Transistor rain Current V GS < V TH(P) < 0 V S < 0 oxide insulator e e e e e e e e e e Wen a negative V S is applied, te positive ions flow from te to te. (Positive current flows from to ). Te amount of current depends on V S, as well as te number of ions in te cannel, cannel dimensions, and material. PMOS TRANSISTOR G I G V GS _ I S - V S Symbol as dot at. NMOS does not. I, V GS, V S, and V TH(P) are all negative. Tese values are positive for NMOS. Cannel formed wen V GS < V TH(P). Opposite for NMOS. Saturation occurs wen V S V GS V TH(P). Opposite for NMOS.

PMOS I-V CHARACTERISTIC Cutoff Mode Occurs wen V GS V TH(P) I = 0 Triode Mode Occurs wen V GS < V TH(P) and V S > V GS -V TH(P) I W = µ p C L OX ( V GS V TH(P) ( V S /2)) V S Saturation Mode Occurs wen V GS < V TH(P) and V S V GS -V TH(P) 2 ( V V ) ( 1 λ V ) W 1 I = µ pcox GS TH(P) L 2 p S PMOS I-V CHARACTERISTICS V S cutoff mode V GS = -1 V V GS = -2 V V S = V GS -V TH(P) V GS = -3 V I saturation mode triode mode