CSE 140: Components and Design Techniques for Digital Systems. Lecture 9: Sequential Networks: Implementation

Similar documents
Lecture 8: Sequential Networks and Finite State Machines

Analysis and Design of Sequential Circuits: Examples

CSE140: Digital Logic Design Registers and Counters

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

Lecture (08) Synchronous Sequential Logic

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Lecture 7: Sequential Networks

Logical design of digital systems

Finite State Machine. By : Ali Mustafa

EEE2135 Digital Logic Design

6 Synchronous State Machine Design

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

Lecture 10: Synchronous Sequential Circuits Design

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Lecture 10: Sequential Networks: Timing and Retiming

Chapter 4 Part 2 Sequential Circuits

Sequential Synchronous Circuit Analysis

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

Different encodings generate different circuits

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

ALU, Latches and Flip-Flops

ELE2120 Digital Circuits and Systems. Tutorial Note 9

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Problem Set 9 Solutions

Sequential Circuit Design

Digital Circuits and Systems

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Sequential Circuit Analysis

Synchronous Sequential Circuit Design. Digital Computer Design

Synchronous Sequential Logic

Parity Checker Example. EECS150 - Digital Design Lecture 9 - Finite State Machines 1. Formal Design Process. Formal Design Process

EE 209 Logic Cumulative Exam Name:

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

Chapter 7. Synchronous Sequential Networks. Excitation for

Fundamentals of Digital Design

Total time is: 1 setup, 2 AND, 3 XOR, 1 delay = (1*1) + (2*2) + (3*3) + (1*1) = 15ns

Clocked Synchronous State-machine Analysis

Digital Logic Design - Chapter 5

Chapter 5 Synchronous Sequential Logic

Final Exam. ECE 25, Spring 2008 Thursday, June 12, Problem Points Score Total 90

Homework #4. CSE 140 Summer Session Instructor: Mohsen Imani. Only a subset of questions will be graded

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Week-5. Sequential Circuit Design. Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.

Timing Constraints in Sequential Designs. 63 Sources: TSR, Katz, Boriello & Vahid

Finite State Machine (FSM)

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

Lecture 17: Designing Sequential Systems Using Flip Flops

Sequential Logic Circuits

ECE380 Digital Logic. Synchronous sequential circuits

Simplify the following Boolean expressions and minimize the number of literals:

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

CSE140: Design of Sequential Logic

ELCT201: DIGITAL LOGIC DESIGN

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

L10 State Machine Design Topics

CprE 281: Digital Logic

FSM model for sequential circuits

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Counters. We ll look at different kinds of counters and discuss how to build them

Chapter 15 SEQUENTIAL CIRCUITS ANALYSIS, STATE- MINIMIZATION, ASSIGNMENT AND CIRCUIT IMPLEMENTATION

Midterm review session tomorrow 4:15 EEB125 Midterm 2 in class (45min long, starts at 10:35am) Today Abi bigger example: Hungry Robot Ant in Maze

Philadelphia University Student Name: Student Number:

Synchronous Sequential Circuit Design

Chapter 4. Sequential Logic Circuits

Sequential logic and design

Synchronous Sequential Logic Part I

CSE 140 Lecture 11 Standard Combinational Modules. CK Cheng and Diba Mirza CSE Dept. UC San Diego

The Design Procedure. Output Equation Determination - Derive output equations from the state table

FYSE420 DIGITAL ELECTRONICS


ELE2120 Digital Circuits and Systems. Tutorial Note 10

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Synchronous Sequential Logic. Chapter 5

EECS150 - Digital Design Lecture 23 - FSMs & Counters

EGR224 F 18 Assignment #4

Menu. EEL3701 Classical Design

Lab #10: Design of Finite State Machines

CSE 140: Components and Design Techniques for Digital Systems

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

Sequential vs. Combinational

Topic 8: Sequential Circuits

Digital Control of Electric Drives

Digital Logic Design - Chapter 4

Philadelphia University Student Name: Student Number:

I. Motivation & Examples

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Chapter 7 Sequential Logic

CS221: Digital Design. Indian Institute of Technology Guwahati

Chapter 6 Introduction to state machines

EECS 270 Midterm 2 Exam Answer Key Winter 2017

Present Next state Output state w = 0 w = 1 z A A B 0 B A C 0 C A C 1

Adders, subtractors comparators, multipliers and other ALU elements

Analysis of Clocked Sequential Circuits

15.1 Elimination of Redundant States

Models for representing sequential circuits

FSM Optimization. Counter Logic Diagram Q1 Q2 Q3. Counter Implementation using RS FF 10/13/2015

Review for Final Exam

Clocked Sequential Circuits UNIT 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS. Analysis of Clocked Sequential Circuits. Signal Tracing and Timing Charts

Transcription:

CSE 4: Components and Design Techniques for Digital Systems Lecture 9: Sequential Networks: Implementation CK Cheng Dept. of Computer Science and Engineering University of California, San Diego

Implementation Format and Tool Mealy & Moore Machines, Excitation Table Procedure State Table to Logic Diagram Excitation Tables FFs Examples 2

Canonical Form: Mealy and Moore Machines Mealy Machine: y i (t) = f i (X(t), S(t)) Moore Machine: y i (t) = f i (S(t)) s i (t+) = g i (X(t), S(t)) x(t) C C2 y(t) x(t) C C2 y(t) CLK S(t) CLK S(t) Mealy Machine Moore Machine 3

iclicker In the logic diagram below, a D flip-flop has input x and output y. A: x=, y= B: x=q(t+), y= C: x=, y=q(t+) x y D: None of the above D Q CLK 4

Understanding Current State and Next State in a sequential circuit Yesterday is gone. Tomorrow has not yet come. We have only today. Let us begin. Mother Teresa sunrise today 5

Implementation Format Canonical Form: Mealy & Moore machines State Table Netlist Tool: Excitation Table x(t) C C2 y(t) CLK Q(t+) = g(x(t), ) Circuit C y(t) = f(x(t), ) Circuit C2 6

Implementation Tool: Excitation Table Example: State Table x(t) id x(t) Q(t+) 2 3 C CLK Find D, T, (S R), (J K) to drive F-Fs 7

Implementation Tool: Excitation Table Example: State Table id x(t) Q(t+) 2 3 x(t) C T(t) Example with T flip flop CLK Excitation Table id x(t) T(t) Q(t+) 2 3 8

Implementation Tool: Excitation Table Implement combinational logic C D(t), T(t), (S(t) R(t)), (J(t) K(t)) are functions of (x,) Example: x(t) C CLK Excitation Table id x(t) T(t) Q(t+) 2 3 9

Implementation: Procedure State Table => Excitation Table Problem: To implement C, we need D(t), T(t), (S(t) R(t)), (J(t) K(t)) as functions of (x,).. From state table, we have NS: Q(t+) = g(x(t),) 2. Excitation Table of F-Fs: The setting of D(t), T(t), (S(t) R(t)), (J(t) K(t)) to drive to Q(t+). 3. Combining and 2, we have excitation table of C: D(t), T(t), (S(t) R(t)), (J(t) K(t)) = h(x,).

Implementation: Procedure F-F State Table <=> F-F Excitation Table PS PS DTSRJK NS Q(t+) NS Q(t+) DTSRJK D F-F D(t)= e D (Q(t+), ) T F-F T(t)= e T (Q(t+), ) SR F-F S(t)= e S (Q(t+), ) R(t)= e R (Q(t+), ) JK F-F J(t)= e J (Q(t+), ) K(t)= e K (Q(t+), )

Excitation Table State table of JK F-F: Excitation table of JK F-F: NS PS JK Q(t+) - - - - JK Q(t+) Ex: If is, and Q(t+) is, then JK needs to be -. 2

Excitation Tables and State Tables Excitation Tables: State Tables: PS NS Q(t+) JK JK - - - - SR PS NS - XY - SR SR PS iclicker A. XY= - B. XY= C. XY= D. XY= - E. None of the above Q(t+) Q(t+) - - Q(t+) 3

Excitation Tables and State Tables Excitation Tables: State Tables: T PS NS Q(t+) T PS T Q(t+) D PS NS Q(t+) D PS D Q(t+) 4

Implementation: Procedure. State table: y(t)= f(, x(t)), Q(t+)= g(x(t),) 2. Excitation table of F-Fs: D(t)= e D (Q(t+), ); T(t)= e T (Q(t+), ); (S, R), or (J, K) 3. From & 2, we derive excitation table of the system D(t)= h D (x(t),)= e D (g(x(t),),); T(t)= h T (x(t),)= e T (g(x(t),),); (S, R) or (J, K). 4. Use K-map to derive combinational logic implementation. D(t)= h D (x(t),) T(t)= h T (x(t),) y(t)= f(x(t),) 5

Implementation: Example Implement a JK F-F with a T F-F J K C T Q Q Q Implement a JK F-F: JK Q(t+) = h(j(t),k(t),) = J(t)Q (t)+k (t) PS JK 6

Example: Implement a JK flip-flop using a T flip-flop id 2 3 4 5 6 7 Excitation Table of T Flip-Flop PS NS J(t) Q(t+) Excitation Table of the Design K(t) Q(t+) T(t) T(t) = XOR ( J(t)Q (t) + K (t)) i.e. Q(t+)(t) = JQ (t)+k. State table: y(t)= f(, x(t)), Q(t+)= g(x(t),) 2. Excitation table of F-Fs: D(t)= e D (Q(t+), ); T(t)= e T (Q(t+), ); (S, R), or (J, K) 3. From & 2, we derive excitation table of the system D(t)= h D (x(t),)= e D (g(x(t),),); T(t)= h T (x(t),)= e T (g(x(t),),); (S, R) or (J, K). 4. Use K-map to derive combinational logic implementation. D(t)= h D (x(t),) T(t)= h T (x(t),) y(t)= f(x(t),) 7

Example: Implement a JK flip-flop using a T flip-flop T(J,K,Q): K 2 6 4 3 7 5 J T = K(t) + J(t)Q (t) J K T Q Q 8

iclicker Before state assignment, the relation of its state table and excitation table is A.One to one B.One to many C.Many to one D.Many to many E.None of the above 9

Let s implement our free running 2-bit counter using T-flip flops S S 3 S S 2 State Table PS Next state S S S 2 S 3 S S 2 S 3 S 2

Let s implement our free running 2-bit counter using T-flip flops S S 3 S State Table S 2 State Table with Assigned Encoding Current Next S S S 2 S 3 S S 2 S 3 S 2

Let s implement our free running 2-bit counter using T-flip flops Excitation table id Q (t) Q (t) T (t) T (t) Q (t+) Q (t+) 2 3 22

Let s implement our free running 2-bit counter using T-flip flops Excitation table id Q (t) Q (t) T (t) T (t) Q (t+) Q (t+) 2 3 23

Let s implement our free running 2-bit counter using T-flip flops Excitation table id Q (t) Q (t) T (t) T (t) Q (t+) Q (t+) 2 3 T (t) = T (t) = Q (t+) = T (t) Q (t)+t (t)q (t) Q (t+) = T (t) Q (t)+t (t)q (t) 24

Let s implement our free running 2-bit counter using T-flip flops Excitation table id Q (t) Q (t) T (t) T (t) Q (t+) Q (t+) 2 3 T (t) = T (t) = Q (t) 25

Free running counter with T flip flops T Q Q Q T T Q Q Q T (t) = T (t) = Q (t) 26

Summary: Implementation Set up canonical form Mealy or Moore machine Identify the next states state diagram state table state assignment Derive excitation table Inputs of flip flops Design the combinational logic don t care set utilization 27