Digital Electronic Meters

Similar documents
Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Digital Circuits ECS 371

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

Sample Test Paper - I

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

CHW 261: Logic Design

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

Exam for Physics 4051, October 31, 2008

Lecture 9: Digital Electronics

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

DE58/DC58 LOGIC DESIGN DEC 2014

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Q: Examine the relationship between X and the Next state. How would you describe this circuit? A: An inverter which is synched with a clock signal.

Gates and Flip-Flops

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

Fundamentals of Digital Design

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Sequential Logic Worksheet

Shift Register Counters

per chip (approx) 1 SSI (Small Scale Integration) Up to 99

Digital Electronics Final Examination. Part A

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ELCT201: DIGITAL LOGIC DESIGN

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Chapter 14 Sequential logic, Latches and Flip-Flops

Digital Electronics. Part A

Chapter 5 Synchronous Sequential Logic

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs. Cross-coupled NOR gates

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

ELCT201: DIGITAL LOGIC DESIGN

Digital Electronics Circuits 2017

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution

Layout of 7400-series Chips Commonly Used in. CDA 3101: Introduction to Computer Hardware and Organization

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Digital Fundamentals

CS61C : Machine Structures

DIGITAL LOGIC CIRCUITS

Combinational Logic. By : Ali Mustafa

6 Synchronous State Machine Design

Logic Theory in Designing of Digital Circuit & Microprocessor

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

Analog to Digital Conversion

Digital Circuits and Systems

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

Synchronous Sequential Logic

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

The Design Procedure. Output Equation Determination - Derive output equations from the state table

DIGITAL LOGIC CIRCUITS

Sequential vs. Combinational

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

of Digital Electronics

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

Introduction to Digital Logic

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

Philadelphia University Student Name: Student Number:

NATIONAL CERTIFICATE (VOCATIONAL) NQF LEVEL

CS61C : Machine Structures

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

A Guide. Logic Library

Chapter 7. Sequential Circuits Registers, Counters, RAM

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)

Design at the Register Transfer Level

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary

Design of Sequential Circuits

Digital Design through Arduino

Arithme(c logic units and memory

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

Mealy & Moore Machines

ELEN Electronique numérique

Lecture 7: Logic design. Combinational logic circuits

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

ECE 341. Lecture # 3

PART-A. 2. Expand ASCII and BCD ASCII American Standard Code for Information Interchange BCD Binary Coded Decimal

Digital Fundamentals

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

Transcription:

Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels 2 N-1 2 3 2 2 2 1 2 0 Most Significant Bit (MSB) 01 000111 Least N bits Significant Bit (LSB) 2 1

Shannon-Nyquist Sampling Theorem Discrete time enough to avoid aliasing f sampling 2 f max Voltage (V) Quantization 3 (11) 2 (10) 1 (01) 0 (00) Clock Reconstruction Sampling Time (s) 1/f sampling 3 Resolution Quantization error rounding Input Voltage (V) Binary Word (4 bits) 0.0 0 0 0 0 Digital Signal 0.1 0000 0 1 0.2 0 0 1 0 4 2

Digital Electronic Basics Logic gate, e.g. AND, OR, NAND, NOR, NOT, XOR Adder and Subtractor Flip-Flop, e.g. RS-FF, JK-FF Shift Register Counter Digital display, e.g. LED, 7-Segment, LCD 5 e.g. AND Gate A B C = A B 0 0 0 A 0 1 0 B 1 0 0 1 1 1 V CC = 5 V C + V A + V B A B C + V C 6 3

e.g. J-K Flip Flop It is like a memory. J K CLK Q 0 0 1 Unchanged 0 1 1 Reset 1 0 1 Set 1 1 1 Toggle J CLK K Q Q 7 e.g. D Flip-Flop CLK D Q Q 1 1 0 0 0 1 D J Ps Q CLK Q K Clr 8 4

e.g. Toggle Flip-Flop CLK Q Q Q Q 1 0 CLK Q Q 9 Input Pulses Q D Q C Q B Q A 0 0 0 0 0 1 0 0 0 1 2 0 0 1 0 3 0 0 1 1 4 0 1 0 0 5 0 1 0 1 6 0 1 1 0 7 0 1 1 1 8 1 0 0 0 9 1 0 0 1 10 1 0 1 0 11 1 0 1 1 12 1 1 0 0 13 1 1 0 1 14 1 1 1 0 15 1 1 1 1 e.g. 16-Counter D C B A Q D Q C Q B Q A CLK CLK CLK CLK Toggling Input 10 5

e.g. Parallel-In Parallel-Out Shift Register D in C in B in A in Control Clock D D D C D B D A CLK CLK CLK CLK Q D Q C Q B Q A D out C out B out A out 11 e.g. Common-Anode 7-Segment +V a b c d e f g f a g b e d c 12 6

e.g. BCD to 7-Segment 0 Binary Code Decimal 0 (D C B A) 0 0 0 to 0 0 7-Segment 0 0 (abcdefg) (a,b,c,d,e,f,g) 1 Common A 13 Liquid Crystal Display There is a set of two 90 -polarlized transparent panels with a liquid crystal solution between them. Light is shined from behind the panels. Glass Plates Vertical Filter Crystal Molecule When electricity is applied to one of the segments, the crystals line up in such a way as to make the light twists through the panels and is visible on the other side. 14 7

e.g. R/2R Network V i at each input D C B A Analog Output (V o ) 0 0 0 0 0 0 0 0 1 V i / 16 0 0 1 0 2 ( V i / 16 ) 0 0 1 1 3 ( V i / 16 ) 0 1 0 0 4 ( V i / 16 ) 0 1 0 1 5 ( V i / 16 ) 0 1 1 0 6 ( V i / 16 ) 0 1 1 1 7 ( V i / 16 ) 1 0 0 0 8 ( V i / 16 ) 1 0 0 1 9 ( V i / 16 ) 1 0 1 0 10 ( V i / 16 ) 1 0 1 1 11 ( V i / 16 ) 1 1 0 0 12 ( V i / 16 ) 1 1 0 1 13 ( V i / 16 ) 1 1 1 0 14 ( V i / 16 ) 1 1 1 1 15 ( V i / 16 ) V o Digital-to-analog converter D C B A 2R 2R 2R 2R R R R 2R 15 V i R/2R Network (Cont d) 0000 V o = 0 16 8

R/2R Network (Cont d) 0001 V o =V i /16 using Thévenin s theorem 17 R/2R Network (Cont d) 0010 V o = 2 ( V i / 16 ) 18 9

R/2R Network (Cont d) 0011 V o = 3 ( V i / 16 ) D=0 C=0 B=V i 2R 2R 2R R R 2R V i / 2 Superposition V i /2 + V i /4 19 R/2R Network (Cont d) The speed of the converter is limited by the output amplifier slew rate (the maximum rate of change of the output t voltage). R f tal input Digit A B C D R/2R Ladder V o Analog output + R f /R V o Inverting Amplifier 20 10

Digital Voltmeter (DVM) Analogue voltage is sampled at some instant of time (sampled and hold) and converted to digital signals (series of pulses). Number of pulses related to the voltage is counted and displayed as digits. Analogue Input Analogueto-Digital Converter Digital Signal Counter Display 21 Advantages over Analog Meters The numerical readout reduces the human reading error, many readers read the same value, and makes no parallax error Faster reading The accuracy is much higher e.g. the best tolerance of analog meters is about 0.5%, while it is about 0.005% for digital meters Higher precision (repeatability) and also contain automatic ranging No moving part, life will be long Digital signal processing is possible e.g. hold, max, min, polarity or peak 22 11

Disadvantages Battery needed for electronic circuits Cannot show trend and continuous changing number not easy to be interpreted (bar graph may be optional added) Cannot measure very high frequency signals (not more than Nyquist rate of sampling) In spite of above mentioned disadvantages, the digital meters are gaining popularity and are most widely used. 23 Analogue-to-Digital Converter 1. Ramp converter 2. Successive approximation 3. Flash converter 4. Voltage-to-frequency converter 24 12

Ramp voltage climbs from 0 V to the input voltage. Counting the clock pulses during no load (Active-low). Ramp Converter V in Ramp Comparator output Clock pluses 25 Successive Approximation Input voltage is compared to the voltage increased until it reaches the input voltage. Trying all values starting with MSB to LSB. 26 13

Successive Approximation (Cont d) D (MSB) C B A (LSB) V ref 0 0 0 0 0 0 0 0 1 1 0 0 1 0 2 0 0 1 1 3 0 1 0 0 4 0 1 0 1 5 0 1 1 0 6 0 1 1 1 7 1 0 0 0 8 1 0 0 1 9 1 0 1 0 10 1 0 1 1 11 1 1 0 0 12 1 1 0 1 13 1 1 1 0 14 1 1 1 1 15 e.g. V in = 9 V V ref1 = 8 V (1000) if V in >V ref1 D= 1 V ref2 = 12 V (1100) if V in < V ref2 C = 0 V ref3 = 10 V (1010) if V in < V ref3 B = 0 V ref4 = 9 V(1001) if V in = V ref4 A = 1 V in = 1001 27 Flash Converter Simultaneous comparison between the analogue input and the reference signals. N-bit conversion needs 2 N-1 comparators. 8-line to 3-line priority encoder, e.g. 00000001 001 00000011 010 00000111 011 28 14

Voltage-to-Frequency Converter Input voltage is converted into a set of pulses whose frequency is proportional to the input voltage. 29 Digital AC Voltmeter Using rectifier in a similar way to analogue meter. The average value from rectifier is scaled to RMS value. 30 15

Digital Ammeter Current can be measured by using digital voltmeter t to measure the potential ti difference across a standard resistor. 31 Reading Resolution For the fixed resolution of.001 V (step size) Range 0-1 V 3 digits it (.999) 1,000 steps Range 0-10 V 4 digits ( 9.999) 10,000 steps Range 0-100 V 5 digits (99.999) 100,000 steps Number of digit = log(step) How many digit for the range 0-3 V? It is 3½ digits ( log(3000) 3.477 digits ) 32 16

Reading Resolution (Cont d) 3½ digit display 0000 1999 (e.g. full scale 2 V if enable the 1 st decimal point, 0.000000 1.999) MSB can only be 0 or 1 (usually not visible when the reading is less than 999), whereas all the other can be 0, 1, 2, 3,, 9 e.g. 1V range, resolution is 1V/1999 0.001 V (0.000, 0.001, 0.002,, 0.999) For 3¾ digit for the range 5 V, MSB can be 0 to 4 33 Range Changing Auto ranging by using frequency divider circuit to change clock frequency. e.g. 3½ digit display (fixed digit), change step size Range 1V (0.999) 1/1999 0.001 V/step (1,000 steps) Range 10V (09.99) 10/1999 00.01 V/step (1,000 steps) Range 100V (099.9) 100/1999 000.1 V/step (1,000 steps) 34 17

Accuracy ( 0.5% Reading + 1 Digit LSB ) e.g. when you read a voltage 1.8 V error = (0.5% of 1.8V + 0.001V) = 0.01V 0.56% of reading 35 18