74FST Bit, 4 Port Bus Exchange Switch

Similar documents
74FST Bit Bus Switch

FST Bit Bus Switch

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

NLSV2T Bit Dual-Supply Inverting Level Translator

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

MC74VHC14. Hex Schmitt Inverter

74ALVC Low Voltage 1.8/2.5/3.3 V 16 Bit Buffer. With 3.6 V Tolerant Inputs and Outputs (3 State, Non Inverting)

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

MC74LV594A. 8-Bit Shift Register with Output Register

NE522 High Speed Dual Differential Comparator/Sense Amp

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

MC74LCX74. Low-Voltage CMOS Dual D-Type Flip-Flop. With 5 V Tolerant Inputs

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

V N (8) V N (7) V N (6) GND (5)

MC10E171, MC100E171. 5VНECL 3-Bit 4:1 Multiplexer

SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

NL17SZ08. Single 2-Input AND Gate

MC Bit Magnitude Comparator

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

MC10E163, MC100E163. 5VНECL 2-Bit 8:1 Multiplexer

onlinecomponents.com

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

NL17SH02. Single 2-Input NOR Gate

MC14584B. Hex Schmitt Trigger

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

MC74VHC245. Octal Bus Buffer/Line Driver

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

NL37WZ07. Triple Buffer with Open Drain Outputs

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

MC100LVE VНECL 16:1 Multiplexer

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC14049B, MC14050B. Hex Buffer

NL17SV16. Ultra-Low Voltage Buffer

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

MC74HC4094A. 8-Bit Shift and Store Register. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

MC14049B, MC14050B. Hex Buffer

NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V

MC74AC259, MC74ACT Bit Addressable Latch

NGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj

SN74LS157MEL LOW POWER SCHOTTKY

NL27WZ14. Dual Schmitt Trigger Inverter

74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

NGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

74VHC08 Quad 2-Input AND Gate

MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS

74AC00, 74ACT00 Quad 2-Input NAND Gate

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

MC74LCX138MEL. With 5 V Tolerant Inputs

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

NCS1002A. Constant Voltage / Constant Current Secondary Side Controller

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

NL27WZU04. Dual Unbuffered Inverter

MC74VHC1GT50 Noninverting Buffer / CMOS Logic Level Shifter

NTF3055L175. Power MOSFET 2.0 A, 60 V, Logic Level. N Channel SOT AMPERES, 60 VOLTS R DS(on) = 175 m

74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM

High Performance Silicon Gate CMOS

NL17SZ16. Single Input Buffer

NL17SZ125. Non-Inverting 3-State Buffer. The NL17SZ125 is a high performance non inverting buffer operating from a 1.65 V to 5.5 V supply.

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

MMBFJ309L, MMBFJ310L, SMMBFJ309L, SMMBFJ310L. JFET - VHF/UHF Amplifier Transistor. N Channel

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

74HC32. Quad 2 Input OR Gate. High Performance Silicon Gate CMOS

NL27WZ00. Dual 2 Input NAND Gate L1 D

NGTB20N120IHRWG. 20 A, 1200 V V CEsat = 2.10 V E off = 0.45 mj

NGTB40N135IHRWG. 40 A, 1350 V V CEsat = 2.40 V E off = 1.30 mj

NTMFS4833NT3G. Power MOSFET. 30 V, 191 A, Single N-Channel, SO-8 FL Features

74HC00. Quad 2-Input NAND Gate. High-Performance Silicon-Gate CMOS

MMBT5550L, MMBT5551L, SMMBT5551L. High Voltage Transistors. NPN Silicon

MC74HC244A. Octal 3-State Noninverting Buffer/Line Driver/ Line Receiver. High Performance Silicon Gate CMOS

NGTG25N120FL2WG. IGBT - Field Stop II. 25 A, 1200 V V CEsat = 2.0 V E off = 0.60 mj

BC337, BC337-25, BC Amplifier Transistors. NPN Silicon. These are Pb Free Devices. Features MAXIMUM RATINGS

BC846, BC847, BC848 Series. General Purpose Transistors. NPN Silicon

Transcription:

4 Bit, 4 Port Bus Exchange Switch The ON Semiconductor 74FST3400 is a 4 bit, 4 port bus exchange switch. The device is CMOS TTL compatible when operating between 4.0 and 5.5 Volts. The device exhibits extremely low R ON and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system. Features R ON 4 Typical Less Than 0.25 ns Max Delay Through Switch Nearly Zero Standby Current No Circuit Bounce Control Inputs are TTL/CMOS Compatible Pin For Pin Compatible With QS3400, FST3400, CBT3400 All Popular Packages: SOIC, TSSOP, QSOP All Devices in Package TSSOP are Inherently Pb Free* TRUTH TABLE BE H L L BX 0 X BX BE C 0 A 0 B 0 D 0 C A B D BX 0 BX GND 2 3 4 5 6 7 8 9 0 2 23 22 2 20 9 8 7 6 5 4 3 V CC D 3 B 3 A 3 C 3 D 2 B 2 A 2 C 2 NC BX 3 BX 2 Figure. Lead Pinout BX 2 X X BXi = L BXi = H BX 3 X A0 3 Hi Z C0 3 D0 3 B0 3 Hi Z D0 3 C0 3 Function Disconnect Connect Exchange NOTE: H = HIGH Voltage Level, L = LOW Voltage Level, X = Don t Care, NOTE: Hi Z = High Impedance, i = 0,, 2 or 3 SOIC DW SUFFIX CASE 75E TSSOP DT SUFFIX CASE 948H QSOP QS SUFFIX CASE 492B PIN NAMES A = Assembly Location L, WL = Wafer Lot Y, YY = Year W, WW = Work Week MARKING DIAGRAMS FST3400 AWLYYWW FST 3400 ALYW FST3400 AWLYWW Pin Description BE Bus Enable Input (Active LOW) Ax, Bx, Cx, Dx Bus A, Bus B, Bus C, Bus D BX 0 Bus Exchange (Bit 0) BX Bus Exchange (Bit ) BX 2 Bus Exchange (Bit 2) BX 3 Bus Exchange (Bit 3) NC No Connect GND Ground V CC Power *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet. Semiconductor Components Industries, LLC, 2006 December, 2006 Rev. 7 Publication Order Number: 74FST3400/D

A 0 C 0 B 0 D 0 A B C D A 2 B 2 C 2 D 2 A 3 B 3 C 3 D 3 BX 0 BX BX 2 BX 3 BE Figure 2. Logic Diagram ORDERING INFORMATION Device Package Shipping 74FST3400DW SOIC 30 Units / Rail 74FST3400DWR2 SOIC 000 / Tape & Reel 74FST3400DT TSSOP * (Pb Free) 62 Units / Rail 74FST3400DTR2 TSSOP * (Pb Free) 2500 / Tape & Reel 74FST3400QS QSOP 55 Units / Rail 74FST3400QSR QSOP 2500 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD80/D. *This package is inherently Pb Free. 2

MAXIMUM RATINGS Symbol Parameter Value Unit V CC DC Supply Voltage 0.5 to 7.0 V V I DC Input Voltage 0.5 to 7.0 V V O DC Output Voltage 0.5 to 7.0 V I IK DC Input Diode Current V I GND 50 ma I OK DC Output Diode Current V O GND 50 ma I O DC Output Sink Current 28 ma I CC DC Supply Current per Supply Pin 00 ma I GND DC Ground Current per Ground Pin 00 ma T STG Storage Temperature Range 65 to 50 C T L Lead Temperature, mm from Case for 0 Seconds 260 C T J Junction Temperature Under Bias 50 C JA Thermal Resistance SOIC TSSOP QSOP MSL Moisture Sensitivity Level F R Flammability Rating Oxygen Index: 28 to 34 UL 94 V 0 @ 0.25 in 25 70 200 C/W V ESD ESD Withstand Voltage Human Body Model (Note ) Machine Model (Note 2) Charged Device Model (Note 3) 2000 200 N/A V I Latchup Latchup Performance Above V CC and Below GND at 85 C (Note 4) 500 ma Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.. Tested to EIA/JESD22 A4 A. 2. Tested to EIA/JESD22 A5 A. 3. Tested to JESD22 C0 A. 4. Tested to EIA/JESD78. RECOMMENDED OPERATING CONDITIONS Symbol Parameter Min Max Unit V CC Supply Voltage Operating, Data Retention Only 4.0 5.5 V V I Input Voltage (Note 5) 0 5.5 V V O Output Voltage (HIGH or LOW State) 0 5.5 V T A Operating Free Air Temperature 40 85 C t/ V Input Transition Rise or Fall Rate Switch Control Input Switch I/O V CC = 5.0 V 0.5 V 0 5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level. DC 5 ns/v 3

DC ELECTRICAL CHARACTERISTICS Symbol Parameter Conditions V CC (V) T A = 40 C to 85 C Min Typ* Max V IK Clamp Diode Resistance I IN = 8mA 4.5.2 V V IH High Level Input Voltage 4.0 to 5.5 2.0 V V IL Low Level Input Voltage 4.0 to 5.5 0.8 V I I Input Leakage Current 0 V IN 5.5 V 5.5.0 A I OZ OFF STATE Leakage Current 0 A, B V CC 5.5.0 A R ON Switch On Resistance (Note 6) V IN = 0 V, I IN = 64 ma 4.5 4 7 V IN = 0 V, I IN = 30 ma 4.5 4 7 V IN = 2.4 V, I IN = 5 ma 4.5 8 5 V IN = 2.4 V, I IN = 5 ma 4.0 20 I CC Quiescent Supply Current V IN = V CC or GND, I OUT = 0 5.5 3 A I CC Increase In I CC per Input One input at 3.4 V, Other inputs at V CC or GND 5.5 2.5 ma *Typical values are at V CC = 5.0 V and T A = 25 C. 6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins. Unit AC ELECTRICAL CHARACTERISTICS T A = 40 C to 85 C C L = 50 pf, RU = RD = 500 Symbol Parameter Conditions V CC = 4.5 5.5 V V CC = 4.0 V Min Max Min Max t PHL, Prop Delay Bus to Bus (Note 7) V I = OPEN 0.25 0.25 ns t PLH Prop Delay, BXn to An, Bn, Cn or Dn.0 5.3 6.0 t PZH, Output Enable Time, BXn to An, Bn, Cn or Dn V I = 7 V for t PZL.0 5.8 6.5 ns t PZL Output Enable Time, I OE to An, Bn, Cn or Dn V I = OPEN for t PZH.0 5.8 6.5 t PHZ, Output Disable Time, BXn to An, Bn, Cn or Dn V I = 7 V for t PLZ.0 5.3 6.2 ns t PLZ Output Disable Time, I OE to An, Bn, Cn or Dn V I = OPEN for t PHZ.0 5.3 6.2 7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pf load capacitance, when driven by an ideal voltage source (zero output impedance). Unit CAPACITANCE (Note 8) Symbol Parameter Conditions Typ Max Unit C IN Control Pin Input Capacitance V CC = 5.0 V 6 pf C I/O Port Input/Output Capacitance V CC, OE = 5.0 V 3 pf 8. T A = 25 C, f = MHz, Capacitance is characterized but not tested. 4

AC Loading and Waveforms V I FROM OUTPUT UNDER TEST C L * 500 500 NOTES:. Input driven by 50 source terminated in 50. 2. CL includes load and stray capacitance. *C L = 50 pf Figure 3. AC Test Circuit SWITCH INPUT t f = 2.5 ns t f = 2.5 ns 90 %.5 V 90 %.5 V 3.0 V 0 % 0 % GND t PLH t PLH V OH OUTPUT.5 V.5 V V OL Figure 4. Propagation Delays ENABLE INPUT t f = 2.5 ns 90 %.5 V t f = 2.5 ns 3.0 V 90 %.5 V 0 % 0 % GND t PZL t PZL OUTPUT OUTPUT t PZH.5 V.5 V V OL + 0.3 V V OL t PHZL V OH V OH 0.3 V Figure 5. Enable/Disable Delays 5

PACKAGE DIMENSIONS SOIC D SUFFIX CASE 75E 04 ISSUE E A 3 B 2 2X P 0.00 (0.25) M B M NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, 982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.5 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.3 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. T SEATING PLANE X D 0.00 (0.25) M T A S B S 22X G C K J F M R X 45 MILLIMETERS INCHES DIM MIN MAX MIN MAX A 5.25 5.54 0.60 0.62 B 7.40 7.60 0.292 0.299 C 2.35 2.65 0.093 0.04 D 0.35 0.49 0.04 0.09 F 0.4 0.90 0.06 0.035 G.27 BSC 0.050 BSC J 0.23 0.32 0.009 0.03 K 0.3 0.29 0.005 0.0 M 0 8 0 8 P 0.05 0.55 0.395 0.45 R 0.25 0.75 0.00 0.029 6

PACKAGE DIMENSIONS TSSOP DT SUFFIX CASE 948H 0 ISSUE A 0.5 (0.006) T U S L 2X L/2 PIN IDENT. X K REF 0.0 (0.004) M T U S V S 3 B U 2 NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, 982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.5 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.00) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE W. 0.5 (0.006) T U S 0.0 (0.004) T SEATING PLANE D C A V G H MILLIMETERS INCHES DIM MIN MAX MIN MAX A 7.70 7.90 0.303 0.3 B 4.30 4.50 0.69 0.77 C.20 0.047 D 0.05 0.5 0.002 0.006 F 0.50 0.75 0.020 0.030 G 0.65 BSC 0.026 BSC H 0.27 0.37 0.0 0.05 J 0.09 0.20 0.004 0.008 J 0.09 0.6 0.004 0.006 K 0.9 0.30 0.007 0.02 K 0.9 0.25 0.007 0.00 L 6.40 BSC 0.252 BSC M 0 8 0 8 J J K K ÇÇÇ ÉÉ ÇÇÇ SECTION N N N N F DETAIL E 0.25 (0.00) M DETAIL E W 7

PACKAGE DIMENSIONS QSOP QS SUFFIX CASE 492B 0 ISSUE O B P L 0.25 (0.00) M T C PL D A R G 0.25 (0.00) M T B S A S K U Q T SEATING PLANE H x 45 RAD. 0.03 X 0.005 DP. MAX RAD. 0.005 0.00 TYP DETAIL E M V J MOLD PIN MARK N 8 PL F DETAIL E NOTES:. DIMENSIONING AND TOLERANCING PER ANSI Y4.5M, 982. 2. CONTROLLING DIMENSION: INCH. 3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING. 4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE. 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D. INCHES MILLIMETERS DIM MAX MIN MAX MIN A 0.337 0.344 8.56 8.74 B 0.50 0.57 3.8 3.99 C 0.06 0.068.55.73 D 0.008 0.02 0.20 0.3 F 0.06 0.035 0.4 0.89 G 0.025 BSC 0.64 BSC H 0.008 0.08 0.20 0.46 J 0.0098 0.0075 0.9 0.9 K 0.004 0.00 0.0 0.25 L 0.230 0.4 5.84 6.20 M 0 8 0 8 N 0 7 0 7 P 0.027 0.037 0.69 0.94 Q 0.035 DIA 0.89 DIA R 0.035 0.045 0.89.4 U 0.035 0.045 0.89.4 V 0 8 0 8 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 563, Denver, Colorado 8027 USA Phone: 303 675 275 or 800 344 3860 Toll Free USA/Canada Fax: 303 675 276 or 800 344 3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 42 33 790 290 Japan Customer Focus Center Phone: 8 3 5773 3850 8 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative 74FST3400/D