Chapter 9 Bipolar Junction Transistor

Similar documents
Chapter 10 Instructor Notes

Electronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE

At point G V = = = = = = RB B B. IN RB f

Transistors. Lesson #9 Chapter 4. BME 372 Electronics I J.Schesser

assess the biasing requirements for transistor amplifiers

EE 330 Lecture 20. Bipolar Device Modeling

Bipolar Junction Transistor (BJT) - Introduction

Chapter 2 - DC Biasing - BJTs

figure shows a pnp transistor biased to operate in the active mode

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

Chapter 2. - DC Biasing - BJTs

Forward-Active Terminal Currents

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

BJT - Mode of Operations

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005

EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)

CHAPTER 13. Solutions for Exercises

Section 5.4 BJT Circuits at DC

Biasing the CE Amplifier

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Transistor amplifiers: Biasing and Small Signal Model

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

S.E. Sem. III [ETRX] Electronic Circuits and Design I

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

CHAPTER.4: Transistor at low frequencies

VI. Transistor amplifiers: Biasing and Small Signal Model

BCR191.../SEMB1 BCR191/F/L3 BCR191T/W BCR191S SEMB1. Type Marking Pin Configuration Package BCR191 BCR191F BCR191L3 2=E 2=E 2=E =C 3=C 3=C

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Chapter 13 Bipolar Junction Transistors

General Purpose Transistors

Junction Bipolar Transistor. Characteristics Models Datasheet

ELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models

Chapter 13 Small-Signal Modeling and Linear Amplification

Prof. Paolo Colantonio a.a

Chapter 5. BJT AC Analysis

Device Physics: The Bipolar Transistor

(e V BC/V T. α F I SE = α R I SC = I S (3)

Small-Signal Midfrequency BJT Amplifiers

A.M. WEDNESDAY, 13 May minutes

Lecture 7: Transistors and Amplifiers

Bipolar Junction Transistors: Solving Ebers-Moll Problems

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

CM600HX-12A. APPLICATION General purpose Inverters, Servo Amplifiers, Power supply, etc. CM600HX-12A. IC...600A VCES...600V Single

Type Marking Pin Configuration Package SMBT2222A/MMBT2222A s1p 1 = B 2 = E 3 = C SOT23

ESE319 Introduction to Microelectronics. Output Stages

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

Chapter 4 Field-Effect Transistors

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

SOME USEFUL NETWORK THEOREMS

FYSE400 ANALOG ELECTRONICS

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Chapter 3 Output stages

Type Marking Pin Configuration Package BCW66KF BCW66KG BCW66KH 1=B 1=B 1=B

DATA SHEET. BC556; BC557 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Mar 27.

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Type Marking Pin Configuration Package SMBT2907A/MMBT2907A s2f 1 = B 2 = E 3 = C SOT23

Lecture 27: Introduction to Bipolar Transistors

Mod. Sim. Dyn. Sys. Amplifiers page 1

Bipolar Junction Transistors

Mod. Sim. Dyn. Sys. Amplifiers page 1

Active Circuits: Life gets interesting

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

Class AB Output Stage

They keep the voltage the same and use this circuit to measure the current. Variable resistor. Reading on ammeter in amps

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Semiconductor Physics fall 2012 problems

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Circle the one best answer for each question. Five points per question.

EE 330 Lecture 30. Basic amplifier architectures

ECE-305: Spring 2018 Final Exam Review

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

EE105 Fall 2014 Microelectronic Devices and Circuits

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

CM600HG-130H HIGH POWER SWITCHING USE 3rd-Version HVIGBT (High Voltage Insulated Gate Bipolar Transistor) Modules

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Homework Assignment 08

W - DIA. (4 TYP.) AE AG AH AJ R

Type Marking Pin Configuration Package BFN27 FLs 1=B 2=E 3=C SOT23

Homework Assignment 09

Type Marking Pin Configuration Package BCW66F BCW66KF* BCW66G BCW66KG* BCW66H BCW66KH* 1=B 1=B 1=B 1=B 1=B 1=B

B C E. absolute maximum ratings at 25 C ambient temperature (unless otherwise noted )

EE105 - Fall 2006 Microelectronic Devices and Circuits

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

DETAIL "A" #110 TAB (8 PLACES) X (4 PLACES) Y (3 PLACES) TH1 TH2 F O 1 F O 2 DETAIL "A"

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Type Marking Pin Configuration Package BCX42 BSS63 1 = B 1 = B 2 = E 2 = E

SMBT MMBT3906 SMBT3906S/U. Type Marking Pin Configuration Package SMBT3906S SMBT3906U

1.7 Delta-Star Transformation

Switching Regulators MC33063A SOP

Introduction to Transistors. Semiconductors Diodes Transistors

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

Characteristic Symbol Value Unit Output Current I out 150 ma

Transcription:

hapter 9 ipolar Junction Transistor hapter 9 - JT ipolar Junction Transistor JT haracteristics NPN, PNP JT D iasing ollector haracteristic and Load Line ipolar Junction Transistor (JT) JT is a three-terminal device, which consists a collector (), an emitter () and a base (). There are two types of JTs: NPN type and PNP type. Fig. 1 shows the symbols of both NPN and PNP types JTs. i i N i i P P N N P i NPN i PNP The terminal currents are illustrated in the above figure. It should be noted that i is always greater than i and i. 1. haracteristics of JT JT is a current-controlled device; the values of i and i are determined primarily by i. i = β i, where β is the ratio between the collector and base currents. i = i +i = (1 + β) i. For some cases, β can be written as h F. In practice, β is much greater than 1. So, i i., and are the voltages across collector-to-emitter, base-to-emitter, and collector-to-base, respectively. -1-

hapter 9 - JT ipolar Junction Transistor mitter is heavily doped and collector is relatively lightly doped with the same material. The base is with the smallest size and lightest doped in a JT. 2. Operation of a NPN JT Fig. 1 shows a NPN JT, which is connected to two external dc source and they are and. This circuit configuration is so called common emitter configuration. (1) > (2) is kept y using KL, two equations constant can be obtained I I = + I = + I = 0.7 I Increasing causes decreasing Fig. 1 ommon mitter onfiguration When I increases, I and also increase. So, decreases. onversely, decreasing I causes increasing of. So, if is an ac signal, e.g. sinusoid, will be an inverted sinusoid. Such arrangement is rarely used for actual application. 3. D load line and ollector haracteristic urve D load line a graph that represents all the possible combinations of I and. D load line is constructed from the equation = + I is a fixed value When I = 0, (off)=. When = 0, I (sat)= /. -2-

hapter 9 - JT ipolar Junction Transistor ollector haracteristic urve D load line ollector haracteristic urve illustrates the relationship among I, I and. When I is fixed, a constant amount of I is drawn from the supply source. The characteristic curve shown in the last page illustrates that different values of give different. Fig. 2 ombination of dc load line and collector characteristic curve The graph shown in Fig. 2 is used to determine the operating point (Q point) of a JT. Once is determined, the dc load is kept unchanged. The intersection between the dc load line and the collector characteristic curve is the operating point (Q-point). That means, when the JT is subject to an input current I, -3-

hapter 9 - JT ipolar Junction Transistor respective and I can be obtained at the collector terminal of JT. With the use of this graph, we can determine the desired operating condition for a JT. In practice, Q-point is selected at the mid-point of and I. 4. D iasing The ac operation of an amplifier depends on its initial values of I, I, and. The function of dc biasing is to set the initial value of I, I, and. Two dc biasing methods are introduced: base bias and voltage divider bias. Fig. 3(a) and 3(b) show the circuit configurations of base bias and voltage divider bias, respectively. The primary goal of circuit analysis is to determine the Q-point values of I and for a given I. Fig. 3(a) ase bias Fig. 3(b) oltage divider bias ase bias Fig. 3(a) shows a base-biased JT circuit. After applying KL, two equations can be formulated: = I +, = I + The base current I can be obtained as, I = So, can be obtained as, = I where I I β = β. -4-

hapter 9 - JT ipolar Junction Transistor We can say that the obtained I and equal to I Q and Q. The subscript Q means the Q-point. Appropriate choosing the value of can adjust the location of Q-point at the midpoints of and I. Disadvantage: The value of β is temperature dependent. I could be changed under different operating temperature such that the Q-point could shift along the dc load line. Such problem is called Q-point shift. When an ac signal is injected to the base terminal, the resultant will be either saturated or cutoff. oltage-divider bias oltage-divider bias circuit is by far the most commonly used. Fig. 3(b) shows the circuit configuration. The analysis procedures are slightly different for different ratios between 2 and. ase 1: 0.1 2 β From Fig. 3(b), we can formulate 2 = where is the voltage drop across 2. (1) + 1 2 The voltage of can be found as = = 0.7 (2) Using ohm s law, the emitter current can be obtained as I = (3) As mentioned before, I Q I I, Q can be found as = I ( + ) (4) Q Q It can be shown that the β term is not involved. That means, Q-point shift is no longer presence. -5-

hapter 9 - JT ipolar Junction Transistor ase 2: 0.1 2 β alculate the parallel equivalent resistance from the base of the JT to ground. This resistance is found as eq 2 β = (5) Solve for the base voltage as follows: = 1 eq + eq (6) After solving for, substituting (6) into (2) to continue the sequence of calculations to find the values of I Q and Q. xample 1: onsider the circuit of Fig. 3(a), determine the Q-point values of I and when = 2kΩ, = 360kΩ, = 8 and β = 100. Solution: I can be found as I = (8 0.7) = 360kΩ = 20.28µ A Next, I is found as I = β I = 100 20.28µA = 2.028mA Finally, is found as = I = 8 (2.028mA)(2kΩ) = 3.94 The dc load line can be obtained as = I + 8 = 2000I + When I = 0, (off) = 8. When = 0, I (sat) = 8/2000 = 4mA. I (sat) = 4mA I I Q = 2.028mA I = 20µA Q = 3.94 (off) = 8-6-

hapter 9 - JT ipolar Junction Transistor xample 2: onsider the circuit of Fig. 3(b), determine the Q-point of I Q and Q when 1 = 18kΩ, 2 = 4.7kΩ, = 3kΩ, = 1.1kΩ, = 10, and β = 50. Solution: heck the value 2 and (0.1 β ), So, the base voltage can be found as 0.1 50 1.1kΩ = 5.5kΩ > 4.7kΩ = 10 = 2.07 18kΩ + 4.7kΩ 2 is found as I Q is then found as = = 2.07 0.7 = 1.37 I Q = = 1.37 1.1kΩ = 1.25mA Q = I Q ( + ) = 10 (1.25mA)(4.1kΩ) = 4.87 The dc load line can be obtained as = I ( + ) + 10 = 4100I + When I = 0, (off) = 10. When = 0, I (sat) = 10/4100 = 2.44mA I (sat) =2.44 ma I I Q = 1.25 ma I = 25µA Q = 4.87 (off) = 10 xample 3: onsider the circuit of Fig. 3(b), determine the Q-point of I Q and Q when 1 = 68kΩ, 2 = 10kΩ, = 6.2kΩ, = 1.1kΩ, = 20, and β = 50. -7-

hapter 9 - JT ipolar Junction Transistor Solution: heck the value 2 and (0.1 β ), 0.1 50 1.1kΩ = 5.5kΩ < So, the equivalent resistance eq can be found as = β = (10kΩ) (55kΩ) = 8.46kΩ eq Then, can be found as 2 2 = eq + eq 1 8.46kΩ = 20 68kΩ + 8.46kΩ = 2.21 is found as = = 2.21 0.7 = 1.51 I Q is then found as I Q = = 1.51 1.1kΩ = 1.37mA Q = I Q ( + ) = 20 (1.37mA)(7.3kΩ) = 9.99 The equation of dc load line is When = 0, I (sat) = 2.74mA. When I = 0, (off) = 20. 5. Interfacing = 20 = + I ( + 7300I + ) Apart from the application of amplification, JT can be used as a ON/OFF switch. With the aid of dc load line, two phenomena can be observed: (1) If I = 0, I will be zero and will be equaled to. (2) If I is sufficient large, I will reach to its maximum value and will become zero. That means, if a JT is subject to a square pulse train with sufficient large in magnitude, the measurement of will be an inverted square pulse train. -8-