TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE

Similar documents
About Modeling the Reverse Early Effect in HICUM Level 0

Mathematical formulation of restrictions for the design of low voltage bandgap references

Digital Integrated CircuitDesign

Device Physics: The Bipolar Transistor

figure shows a pnp transistor biased to operate in the active mode

Charge-Storage Elements: Base-Charging Capacitance C b

The Devices. Jan M. Rabaey

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

Lecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003

EE105 - Fall 2006 Microelectronic Devices and Circuits

BIPOLAR JUNCTION TRANSISTOR MODELING

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Forward-Active Terminal Currents

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

HICUM Parameter Extraction Methodology for a Single Transistor Geometry

Spring Semester 2012 Final Exam

Bipolar Junction Transistor (BJT) - Introduction

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

ECE-305: Spring 2018 Final Exam Review

Bipolar junction transistor operation and modeling

(e V BC/V T. α F I SE = α R I SC = I S (3)

ELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

Biasing the CE Amplifier

BJT - Mode of Operations

Chapter 13 Small-Signal Modeling and Linear Amplification

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Non-standard geometry scaling effects

Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format

Lecture Notes for ECE 215: Digital Integrated Circuits

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model

ELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models

Investigation of New Bipolar Geometry Scaling Laws

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

13. Bipolar transistors

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation. November 10, 2005

Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation

Memories Bipolar Transistors

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

Status of HICUM/L2 Model

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

Semiconductor Physics Problems 2015

6.012 Electronic Devices and Circuits

12. Memories / Bipolar transistors

Semiconductor Device Simulation

Mod. Sim. Dyn. Sys. Amplifiers page 1

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Mod. Sim. Dyn. Sys. Amplifiers page 1

Switching circuits: basics and switching speed

Lecture 010 ECE4430 Review I (12/29/01) Page 010-1

THERMAL EFFECTS ON ANALOG INTEGRATED CIRCUIT DESIGN MD MAHBUB HOSSAIN. Presented to the Faculty of the Graduate School of

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

DC and AC modeling of minority carriers currents in ICs substrate

Recitation 17: BJT-Basic Operation in FAR

Regional Approach Methods for SiGe HBT compact modeling

Lecture 27: Introduction to Bipolar Transistors

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 20 - p-n Junction (cont.) October 21, Non-ideal and second-order effects

The Devices: MOS Transistors

Working Group Bipolar (Tr..)

Figure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors

Session 6: Solid State Physics. Diode

LOW TEMPERATURE MODELING OF I V CHARACTERISTICS AND RF SMALL SIGNAL PARAMETERS OF SIGE HBTS

Circle the one best answer for each question. Five points per question.

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Junction Bipolar Transistor. Characteristics Models Datasheet

Lecture 18 - The Bipolar Junction Transistor (II) Regimes of Operation April 19, 2001

The Mextram Bipolar Transistor Model

MEXTRAM (level 504) the Philips model for bipolar transistors

Current mechanisms Exam January 27, 2012

mobility reduction design rule series resistance lateral electrical field transversal electrical field

Devices. chapter Introduction. 1.2 Silicon Conductivity

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

Chapter 2 - DC Biasing - BJTs

EECS130 Integrated Circuit Devices

The Devices. Devices

ELEC 3908, Physical Electronics, Lecture 13. Diode Small Signal Modeling

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

6.012 Electronic Devices and Circuits

Semiconductor Physics fall 2012 problems

Analysis and design of a new SRAM memory cell based on vertical lambda bipolar transistor

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Chapter 2. - DC Biasing - BJTs

Introduction to Transistors. Semiconductors Diodes Transistors

Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002

The Mextram Bipolar Transistor Model

6.012 Electronic Devices and Circuits Spring 2005

1 Introduction -1- C continuous (smooth) modeling

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

CHAPTER.4: Transistor at low frequencies

Microelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises

Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model

A Simplified, Analytical, One-Dimensional Model for Saturation Operation of the Bipolar Transistor

Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009

6.301 Solid-State Circuits Recitation 14: Op-Amps and Assorted Other Topics Prof. Joel L. Dawson

Transcription:

TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE R. AMADOR, A. NAGY, M. ALVAREZ, A. POLANCO CENTRO DE INVESTIGACIONES EN MICROELECTRÓNICA, CIUDAD HABANA 10800, CUBA, FAX: 53-7-558939 EMAIL: RAMADOR@ELECTRICA.ISPJAE.EDU.CU ABSTRACT The need to increase accuracy and stability in the design of temperature sensors and bandgap references has lead to recent experimental studies of the emission coefficient n.. In particular an unexplained increase of n at low temperatures has been measured in CMOS vertical bipolar pnp transistors. In this paper a new procedure for the simulation of n is presented using Gummel-Poon s expression of n as a function of Ce, and HICUM s compact model expression of Ce as a function of temperature. This new procedure allows a physical approach to explain temperature dependence of n. Simulation results show that the temperature dependence parameter η of V BE plays a major role in the increase of n at low temperatures. RESUMEN La necesidad de aumentar la exactitud y la estabilidad en el diseño de los sensores de temperatura y las referencias de bandgap han dado lugar a estudios experimentales del coeficiente de emisión n. En particular un incremento no explicado de n a bajas temperaturas ha sido medido en transistores bipolares verticales pnp en tecnología CMOS. En este artículo se presenta un nuevo procedimiento para la simulación de n utilizando la expresion de Gummel-Poon para n en función de Ce y la expresión de Ce del modelo compacto HICUM en función de la temperatura. Este nuevo procedimiento enfoca la dependencia de n con la temperatura desde un punto de vista físico. Los resultados de simulación muestran que el parámetro η de la dependencia con la temperatura de V BE, juega un papel importante en el aumento de n a bajas temperaturas.

TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE R. AMADOR, A. NAGY, M. ALVAREZ, A. POLANCO CENTRO DE INVESTIGACIONES EN MICROELECTRÓNICA, CIUDAD HABANA 10800, CUBA, FAX: 53-7-558939 EMAIL: RAMADOR@ELECTRICA.ISPJAE.EDU.CU ABSTRACT An unexpected increase of the emission coefficient n of bipolar transistors at low temperature and constant bias current has been experimentally shown recently. In this paper an increase of n at low temperatures is shown in the simulation of a typical bipolar transistor for high values of parameter η and at certain bias current levels. The emission coefficient has been calculated using Gummel- Poon s expression as a function of Ce, and HICUM s compact model expression of Ce as a function of temperature. 1. INTRODUCTION The need to increase accuracy and stability in the design of temperature sensors and bandgap references has lead to recent experimental studies [1] on the variation with temperature of the emission coefficient n at constant bias current. In particular an unexplained increase of n at low temperatures has been measured in CMOS vertical bipolar pnp transistors. Many authors [2,3] consider the emission coefficient as in the SPICE-Gummel-Poon model (SGP[4], with a constant value close to unity to explain the non ideality of the exponential dependence of collector current I C on emitter base voltage, I C α exp (qv be /nkt. Nevertheless in the original Gummel-Poon model (GP [5] n is not a parameter and it is defined, at given V cb and T, as the reciprocal of the slope of the Gummel plot. It can be shown that at low level injection n depends on the emitter capacitance and is given by [5], n 1 + ktc e qq b0. Because Ce increases significantly under forward bias conditions [6], n should also increase. The SGP model cannot simulate this behavior because of the constant C e assumption in its DC model. This assumption was made [7] to obtain a constant output conductance similar to that of the Ebers-Moll model, because at that time the original GP model was not universally accepted. In this paper a new simulation procedure is presented to obtain the emission coefficient of a bipolar transistor biased at constant collector current. This procedure uses the original Gummel-Poon s expressions [5] as a function of C e, and HICUM s compact model expressions of C e as a function of temperature [8]. In this simulation Gummel- Poon s sample transistor [5] is used because the values of its 21 parameters at 300 K are known. At other temperatures the Gummel-Poon model is not adequate [4]. 2. THE EMISSION COEFFICIENT The emission coefficient is defined [5] as the reciprocal of the slope of the Gummel plot (lni C vs qv be /kt and is given by the analytical expression, 1 kt di C (1 n qi C dveb Vcb= constant The emision coefficient n is not a parameter in the original Gummel-Poon model as can be seen from the collector current expression, qveb qvcb exp exp kt kt I C = ISQb0 + Ibc (2 Qb In expression (2 Q b0, the zero-bias charge in the base, can be considered constant and Q b, the base charge, includes besides Q b0, capacitive and current charge contributions that depend on junction voltages taking care of the non

ideal behavior of ln I C vs qv be /kt at low and high level injection. At low level injection and zero biased collector junction, Q b = Q b0 +Q e, and if Q b0 >>Q e, n is given by [5], ktce n 1 + (3 qqb0 dqe where Ce = is the emitter capacitance. dveb Vcb = constant 3.MODELING EMITTER CAPACITANCE From expression (3, to simulate n with temperature, adequate modeling of Ce is required. Because GP model is not adequate for temperature variation [4], HICUM s compact model expression [8] for emitter capacitance is used. Emitter capacitance in HICUM model is also based on clasical depletion capacitance expression, C je0 C je = (4 Z VBE 1 V DE whose three parameters are, V DE : diffusion or built-in voltage C je0 : zero bias emitter capacitance z: grading coefficient Under significant forward bias, emitter capacitance increases to a maximum value that can not be explained with expression (4 and in HICUM compact model it has been modified with a four parameters expression that also includes a smoothing function, C je0 e 1 C je = + a C z je je0 (1 V V 1 + e 1 + e (5 j DE where e, V j, V f and the fourth parameter a je are given by the expressions, Vj Vbe e = exp (6 VT Vj = Vf VT ln(1 + e (7 (1/ z [ 1 a je ] Vf = (8 C jemax a je = (9 C je0 Temperature dependence in this model is given by expressions, z C je0 (T = C je0 (T (10 (T a je (T = a je (11 The key parameter for temperature dependence of capacitance is the diffusion (or built-in voltage V DE given in HICUM model by, T T T V DE(T = VG0 1 + 3VT ln (12 Tr To model V BE (T, instead of HICUM model, the bandgap linear approximation is used, which based on experimentally measured parameters η and V G0, is very accurate [9,10], T T T V BE (T = VG0 1 + VBE ηvt ln (13 Tr where T r is the reference temperature considered here 300 K. The GP model is not used because it is not adequate for temperature variations [4], and HICUM s V BE model does not consider parameters η and V G0 that depend on base impurity concentration [10]. 4.SIMULATION OF N WITH GUMMEL-POON S SAMPLE TRANSISTOR The simulation of n with temperature uses GP s sample transistor [5] because it is well characterized by the values of its 21 parameters at 300 K [5]. The transistor is biased here at constant collector current. This simulation is performed in the 240 to 300 K interval using expressions (3 and (5 to (13. The values of Ce parameters of HICUM model C jeo (T r = 1.51 pf, a je(t r = 5.735, z = 0.48, V DE (T r = 0.700535 V, are obtained from the values v oe = 27.1, m e = 0.24, a e1 = 0.337 and a e2 = 1.03x10-2, of sample transistor. The value of Q b0 calculated from Q b0 =-I k τ f [5] is 6.0 pc and its temperature dependence is considered negligible [8]. To simulate the temperature behavior of the base- emitter voltage using expression (13 it is necessary to know the values of η, V G0 and V BE (T r. The value of V BE (T r is obtained solving the full set of GP s equations [5]. Because η and V G0 are not part of GP s model, their values are taken from experimental measurements of transistors in two different technologies: npn transistors of

a standard IC bipolar technology [9] and pnp vertical substrate bipolar transistors in a CMOS technology [11]. Two levels of bias current are considered: 100 µa and 200µA, which are not high considering that the knee current I K of sample transistor is 18.75 ma. 5. SIMULATION RESULTS The values η =3.618 and V G0 =1.1707 V characterize temperature dependence of V BE (T in npn transistors of a standard bipolar IC process [9]. Simulation is performed at I C =100µA and I C =200µA with corresponding values V BE (T r =0.612265 V and V BE (T r = 0.630702 V of the sample transistor. The simulation results are shown in Fig. 1. The emission coefficient shows a decrease at low temperatures. 1.022 1.021 1.020 n 1.019 1.018 1.017 220 240 260 280 300 320 T(K Fig. 1 Emission coefficient temperature dependence of sample transistor with η=3.618, V G0 =1.1707 V at two bias current levels. In vertical pnp transistors of a CMOS technology [11] η shows high values with a spread between 4.8 and 5.2. With a selected value of η =5.1, V G0 =1.12046 V was calculated from the linear regression equation [11] between η and V G0. 1.022 1.021 1.020 n 1.019 1.018 1.017 220 240 260 280 T(K 300 320 Ic=100µA Ic=200µA Ic=100µA Ic=200µA Fig. 2 Emission coefficient temperature dependence of sample transistor with η=5.1, V G0 =1.12046 V at two bias current levels Simulation in this case shows in Fig. 2. an increase of n at low temperature. It can be noticed that at the higher bias current the increase of n is slightly greater. 6. DISCUSSION AND CONCLUSIONS Simulation results show that for higher values of η, the emission coefficient n increases at low temperatures. This can be explained considering the ideal depletion emitter capacitance expresssion (4. From this expression, if V BE approaches V DE at lower temperatures, C e will increase rapidly with the possibility to overcome the decrease of T in expression (3 of the emission coefficient. From expressions (13 and (12 of V BE (T and V DE (T it can be seen that at low temperatures, where T< T r, all terms in both equations are positive, and V BE (T will approach V DE (T as temperature decreases, only if η >3. Generally the emission coefficient is obtained from the slope of a Gummel plot. In this paper the expression (3 of Gummel-Poon is used because in relating n with the emitter capacitance Ce, it allows a physical approach of its behavior with forward bias and temperature which has been widely studied regarding Ce [12,5,6,8]. The use of the expression of n as a function of Ce allows also to see that the constant Ce assumption in the SPICE- Gummel-Poon model is inadequate to characterize n. This constant Ce assumption has also been reported as a limitation to represent the output conductance g 0 [7]. 7. REFERENCES [1]G.Wang,G.C.M.Meijer,The temperature characteristics of bipolar transistors fabricated in CMOS technology, Sensors and Actuators, 87 (2000 81-89. [2]Y.P. Tsividis, Accurate analysis of the temperature effects in I C V BE characteristics with application to bandgap reference sources, IEEE J. Solid-State Circuits, 15 (1980 1076-1084. [3]T.Quarles et al, SPICE3 Version 3F5 User s Manual,University of California, Berkeley, 1994 pp.33-34. [4] Ian E Getreu, Modeling the bipolar transistor, Elsevier, 1978 pp. 116-123. [5] H.K Gummel, H. C.Poon, An integral charge control model of bipolar transitors, BSTJ, May-June (1970 827-852. [6]B.C. Bouma, A.C. Roelofs, An experimental determination of the forward-bias emitter-base capacitance, Solid-State Electronics, 21 (1978 833-836. [7] Colin C. McAndrew, L.W. Nagel, Early effect modelling in SPICE, IEEE Journal of Solid State Circuits, 31(1996 136-138. [8] M. Schroter, HICUM, A scalable physics-based compact bipolar transistor model, available on the web: http://www.iee.et.tu-dresden.de/iee/eb/comp_mod.html

[9] G.C.M. Meijer, Integrated circuits and components for bandgap references and temperature transducers, Ph.D. thesis, Delft University of Technology, The Netherlands, Appendix B, 1982 pp. 61-62. [10] R. Amador, A. Polanco, A. Nagy, The spread of η and V G0 and its influence on the sensitivity of a bipolar IC Celsius sensor, Sensors and Actuators, 77 (1999 9-13. [11] G. Wang, G.C.M. Meijer, The temperature characteristics of bipolar transistors for CMOS temperature sensors, 13 th European Conference on Solid-State Transducers, The Hague, Netherlands, Sept. 12 15 1999, pp. 553-556. [12]H.C. Poon, H.K, Gummel, Modeling of emitter capacitance, Proc. IEEE, Dec. (1969 2181-2182. [13] B.R. Chawla, H.K. Gummel, An experimental determination of the forward-biased emitter-base capacitance, IEEE Trans. Electron Devices, 18 (1971 178.