Design of CMOS Analog Integrated Circuits. Basic Building Block

Similar documents
3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

EECE488: Analog CMOS Integrated Circuit Design. 3. Single-Stage Amplifiers

Basic Building Blocks for Analog Design

rectangle, triangle, saw tooth, pulse, etc.

KIRCHHOFF CURRENT LAW

55:041 Electronic Circuits

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Sensing, Computing, Actuating

Lecture 28 Field-Effect Transistors

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

Faraday s Law. Faraday s Law. Faraday s Experiments. Faraday s Experiments. Magnetic Flux. Chapter 31. Law of Induction (emf( emf) Faraday s Law

Advanced Current Mirrors and Opamps

Dual N-Channel 20 V (D-S) MOSFET

ME 3600 Control Systems Frequency Domain Analysis

Experiment I Voltage Variation and Control

Noise Estimation Due To Signal Activity For Capacitively Coupled CMOS Logic Gates

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers

EKT 356 MICROWAVE COMMUNICATIONS CHAPTER 2: PLANAR TRANSMISSION LINES

EKT 345 MICROWAVE ENGINEERING CHAPTER 2: PLANAR TRANSMISSION LINES

Power efficiency and optimum load formulas on RF rectifiers featuring flow-angle equations

EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design

Conventional Paper-I (a) Explain the concept of gradient. Determine the gradient of the given field: ( )

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

(a) Unde zeo-bias conditions, thee ae no lled states on one side of the junction which ae at the same enegy as the empty allowed states on the othe si

Polytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design

CHAPTER 3 DIODES. NTUEE Electronics L. H. Lu 3-1

Lecture 2 Date:

Contact impedance of grounded and capacitive electrodes

rt () is constant. We know how to find the length of the radius vector by r( t) r( t) r( t)

A DETAILED STUDY OF THE HIGH ORDER SERIAL RESONANT INVERTER FOR INDUCTION HEATING

RESONANCE SERIES RESONANT CIRCUITS. 5/2007 Enzo Paterno 1

FARADAY'S LAW dt

EE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Exercises for Cascode Amplifiers. ECE 102, Fall 2012, F. Najmabadi

Unit 6 Practice Test. Which vector diagram correctly shows the change in velocity Δv of the mass during this time? (1) (1) A. Energy KE.

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Chapter 3 Optical Systems with Annular Pupils

Multipole Radiation. February 29, The electromagnetic field of an isolated, oscillating source

V. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors

ECEN 326 Electronic Circuits

School of Electrical and Computer Engineering, Cornell University. ECE 303: Electromagnetic Fields and Waves. Fall 2007

University of Toronto. Final Exam

Systematic Design of Operational Amplifiers

Current, Resistance and

P-N Junction in equilibrium. Diode. Diode bias. Forward and reverse bias. Diode current-voltage characteristics. Models. Applications.

Lecture 18. Common Source Stage

Solution of a Spherically Symmetric Static Problem of General Relativity for an Elastic Solid Sphere

ECE 546 Lecture 11 MOS Amplifiers

Efficiency Optimization of PMSM Based Drive System

Physics 161 Fall 2011 Extra Credit 2 Investigating Black Holes - Solutions The Following is Worth 50 Points!!!

LC transfer of energy between the driving source and the circuit will be a maximum.

( ) v v v / 2. vapparent GHz

Numerical Integration

( ) [ ] 1 v. ( ) E v. ( ) 2 and, thus, Equation [ IX-1 ] simplifies to. ( ) = 3 4 ε χ 3. ( ) + k 0 2 ε 0 ( ) = 0 [ IX-4 ]

Lecture 36: MOSFET Common Drain (Source Follower) Amplifier.

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Sensors and Actuators Introduction to sensors

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

6.012 Electronic Devices and Circuits Spring 2005

Polytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Fields and Waves I Spring 2005 Homework 8. Due: 3 May 2005

Amplifiers, Source followers & Cascodes

Falls in the realm of a body force. Newton s law of gravitation is:

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Basic Bridge Circuits

Phys-272 Lecture 18. Mutual Inductance Self-Inductance R-L Circuits

CMOS Analog Circuits

Dynamic Performances of Self-Excited Induction Generator Feeding Different Static Loads

Chapter 6 Balanced Incomplete Block Design (BIBD)

2.5 The Quarter-Wave Transformer

ENGI 4430 Non-Cartesian Coordinates Page xi Fy j Fzk from Cartesian coordinates z to another orthonormal coordinate system u, v, ˆ i ˆ ˆi

r cos, and y r sin with the origin of coordinate system located at

AP Physics 1 - Circular Motion and Gravitation Practice Test (Multiple Choice Section) Answer Section

Chapter 33 Alternating Current

Analytical calculation of the power dissipated in the LHC liner. Stefano De Santis - LBNL and Andrea Mostacci - CERN

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ECEN474/704: (Analog) VLSI Circuit Design Spring 2016

Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

Lecture 37: Frequency response. Context

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

3. Magnetostatic fields

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Do Managers Do Good With Other People s Money? Online Appendix

ECE Spring Prof. David R. Jackson ECE Dept. Notes 5

Thomas Whitham Sixth Form Mechanics in Mathematics. Rectilinear Motion Dynamics of a particle Projectiles Vectors Circular motion

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EE 435 Lecture 13. Two-Stage Op Amp Design

COMPUTATIONS OF ELECTROMAGNETIC FIELDS RADIATED FROM COMPLEX LIGHTNING CHANNELS

DYNAMICS OF UNIFORM CIRCULAR MOTION

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

EECE488: Analog CMOS Integrated Circuit Design. Set 2: Background

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

UNIT # 08 CURRENT ELECTRICITY

ELECTROSTATICS::BHSEC MCQ 1. A. B. C. D.

Chapter 31 Faraday s Law

Internet Appendix for A Bayesian Approach to Real Options: The Case of Distinguishing Between Temporary and Permanent Shocks

Mathematical Model of Magnetometric Resistivity. Sounding for a Conductive Host. with a Bulge Overburden

Transcription:

Desin of CMOS Analo Inteated Cicuits Fanco Malobeti Basic Buildin Block F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block

INERTER WITH ACTIE LOAD The simplest fom of ain stae, the DC ain is ien by the slope of the cue F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/

Small sinal analysis: C C s + C s,o C C d + C d,o C 3 C db + C db + C d + C d,o + C L At low fequency: A out in + ds m ds Since: m µ C ox W L I D ds λi D F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 3

It esults: A µ I D C ox ( λ + λ ) n W L p The DC ain inceases as the squae oot of the bias cuent is deceased. This holds until the deices ente the subtheshold eion. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 4

At hih fequency: Mille s theoem is applied to C The output total capacitance is C + C 3 The output esistance is /( ds + ds ) The tansfe function has one pole ω p ds C + + C ds 3 ( λ + λ ) n C p + C I 3 D The unity ain fequency is: f T ω π p A m ( 0) ID π C + C 3 π µ Cox C + C W L 3 It inceases as the squae oot of the bias cuent inceases Due to Mille s theoem the input capacitance becomes: C in C + C ( - A ) if A >> it can become sinificant to the stae diin it. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 5

Example Simulate an inete with actie load ( DD 5 ) as the followin fiue with BSIM 3 Models. Find the DC ain and unity ain fequency. Obsee that the achieed ain is about 47 db; the unity ain fequency is faily ood, bein aound 500 MHz and the phase main is about 87 deees. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 6

CASCODE The cascode ain stae is used to attenuate the Mille effect on node. Bias oltae such to keep M in the satuation eion B > sat, + GS sat, + Th,n + sat, "" Th,n + µ n C I ox W L + µ n C I ox W L F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 7

Small sinal analysis: C C s + C s,o C C d + C d,o C 4 C s + C s,o + C db + C sb C 3 C d + C d,o + C d3 + C d3,o + C db + C db3 + C L Fo low fequency, nelectin ds and ds : m in - m - ds3 0 Hence: A 0 in m ds3 A in m m The Mille effect is sinificantly educed if m m F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 8

At hih fequency: The cicuit has two nodes: the output and node. The capacitance at the output is C 3 The output impedance is / ds3 (nelectin the impedance at the dain of M ) The capacitance at the node is (C + C 4 ) The impedance at the node is / m The pole associated to the output node is: f p,out π τ out π ds3 C 3 The pole associated to the node is: f p, π τ π m m / ζ ( C + C4 ) + mc Whee ζ ( + ds3 / ds ) F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 9

Since m >> ds, f p,out is dominant. The ain-bandwidth poduct is: f T f p,dom A π C m 3 If a ood phase main is needed, it must be: C m 3 < m / ζ ( C + C4 ) + mc This conditiin can be fulfilled by inceasin C L. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 0

Impedance at the dain of M: ix ix + ms x + s ds ds i x ds D i x x ds + ds + m ds ds m ds F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/

Impedance at the node, : x R a i x + ds ( i ) x m x s m + ds3 ds ζ m F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/

Tansconductance ain stae CASCODE WITH CASCODE LOAD The ain is inceased by inceasin m o out. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 3

In the impoed esion the tansconductance of M is inceased by the facto ( I + I ) M 4 I M 4 M 5 B and B must keep M and M 4 out the tiode eion B > sat, + GS B < DD - sat,4 - GS3 The fiue plots the folded stuctue useful if we need to aise the oltae souce of M F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 4

Small sinal analysis: The output impedance is (conentional esion): out ( )( ) ds ds m m ds ds + ds4 ds4 m3 m3 ds3 ds3 [fo the impoed and folded esion ds must be eplaced with ( ds // ds5 )] The DC ain is: A m ( )( ) ds ds m m ds ds + ds 4 ds 4 m3 m3 ds3 ds3 ( ) m ds The cicuit has thee nodes: The output node The souce of M The souce of M 3 F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 5

The tansfe function will hae thee poles. The dominant one is the output pole f p,out π out C out f π C f 3 π C 3 3 C out, C, C 3 capacitances incident on nodes,, 3. At low fequency: out ( )( ) ds ds m m ds ds + ds4 ds4 m3 m3 ds3 ds3 + m3 ds3 ds4 ds m ds + m ds ds 3 ds4 m3 ds3 >> out, 3 F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 6

At hih fequency: m 3 m3 Output swin: The output swin is limited by the conditions fo which one of the tansistos of the stae is bouht out of satuation out max B + GS3 sat3 out min B + GS sat B and B must keep M, M4, and M5 out of the tiode eion. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 7

Example Simulate the folded cascode amplifie, shown in the followin fiue, with DD 3.5. Use the models BSIM 3 to find the ain and the phase fom input to output and fom input to node. We obsee that the ain and the phase plots of the output show a 0 db oll-off with a ood phase main (60 deees). The low fequency ain is 77 db and the unity ain fequency is aound 80 MHz. The behaio of the ain fom the input to node is inteestin: aboe the dominant pole, it holds 4 db, just db moe than the expected alue m / m. At low fequency climbs to 34 db. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 8

DIFFERENTIAL STAGE M, M in satuation with (W/L) (W/L) I I µ C W ( ) ox GS Th L µ C W ( ) ox GS Th L assume: GS GS0 + in ; GS GS0 in F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 9

The output aiable is the diffeential cuent: I I W ( ) I µ Cox in GS0 Th L since the bias cuent can be expessed as: I SS I + I µ C ox W L ( ) GS0 Th it esults: I in µ C ox W L I SS at small sinal: i in m with a common mode sinal: i CM m + i CMMR i CM d m CM i in i m i F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 0

Example eify equation I µ C (W/L) 00 µm and Iss 00 µa. in ox W L I SS. Conside an n-channel diffeential pai usin The tansconductance tansfe function is faily linea oe a wide ane of input sinal. It stats to satuate only when the input sinal appoaches the oedie oltae of the diffeential pai (75 m). F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/

Used as buffe o as DC-leel shifte SOURCE FOLLOWER at low fequency: ( + ) + 0 ds ds out ds out m s hence: A out in m + ds m + ds + mb F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/

If m >> ds + ds + mb then A at hih fequency: A ( S) C C + C out whee: C C + C + C + C + C C C + C L d d o db sb s so The output impedance is obtained by applyin a test souce x at the output node. Hence: x ( ds + ds + mb m ) x i + R out ds + ds + mb + m m The output is not symmetical. Fo n-channel input deice out max DD GS out min sat F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 3

Example Simulate the lae sinal behaio and deie the dc small sinal oltae ain. I B 0. ma and DD 3.3. The output oltae, pactically, follows the input shifted by GS. Howee, due to the body effect, the alue of GS is not constant; it ises fom 73 m to.3. Theefoe, the inputoutput chaacteistic is not but 0.8. The fiue shows also the dc ain: its alue anes fom 0.74 to 0.86 quite well match as theoetical esults. F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 4

IMPROED OUTPUT STAGES Pefomances impoed by the use of neatie feedback. x ( m + ds ) x + m4 mds 3x i R out m ( + m4ds3 ) + ds F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 5

Class AB push-pull: GS3 + GS4 Th,n + Th,p + I 5 µ n L 3 3 W C ox + µ p L 4 4 W C ox let: With R out 0: W L k W L W L W k 3 L 4 GS GS3; GS GS4; I I ki5; The output conductance is: + out m m With esistie load, the dop oltae acoss the output esistance detemines (oin out cuent): GS > GS3 ; GS < GS4 ; I I I out F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 6

Fo a ien load I --> 0; the output conductance becomes out m In eneal an output stae has the followin equialent cicuit: ( + α I + α I...) Rout Rout0 out out + It detemines hamonic distotion F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 7

Class AB push-pull with ain stae if it is eified the condition: m4 + m5 << ds6 F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 8

oltae diide Analo cicuits nomally hae only two dc oltae supplies In ode to obtain dc bias oltaes, oltae diides can be used Resistie o capacitie diides can be used, howee they ae complex o silicon aea consumin MOS in the diode confiuation can be used The tansistos ae in satuation k W L ( ) ( ) DS Th k W L + DS DS DD DS Th F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 9

DS α α + α DD + α DS α α + α Th α W L ; α W L It esults a oltae diision of DD plus an offset. If a sinal (usually undesied) is supeposed to DD, the small sinal equialent cicuit must be consideed. C Cs + Cdb + Csb ; C Cs At low fequency (assumin m >> ds and m >> ds ) F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 30

At hih fequency dd m mb + m m m + + m m mb m DD C C + C It esults an injectin of the noise fom the powe supply ( DD ) F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 3

Leel Shifte Essential fo NMOS cicuits, useful fo CMOS cicuits Hih-impedance leel shift Low-impedance, o battey, leel shift Hih Input Impedances: F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 3

L GS I + Th o + kw Th Body effect nelected Theshold oltae aiation effect ( Th +50 m) Input and output swin limitation Leel shift theshold-independent: L L ( I I ) I k W W (assumin M in satuation and nelectin λ) usually < Th F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 33

Low Impedances: It behaes like a oltae souce a) b) L I + kw DS Th GS + GS Th + Th + L kw I + L kw I a) Simple leel shifte b) Shunt feedback leel shifte a) out / m b) affected by twice oltae theshold aiation F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block 3/ 34