Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Similar documents
ELCT201: DIGITAL LOGIC DESIGN

Sequential vs. Combinational

Chapter 5 Synchronous Sequential Logic

Chapter 4. Sequential Logic Circuits

Sequential Logic Circuits

Lecture 17: Designing Sequential Systems Using Flip Flops

Synchronous Sequential Logic

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Chapter 14 Sequential logic, Latches and Flip-Flops

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Gates and Flip-Flops

Latches. October 13, 2003 Latches 1

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Synchronous Sequential Circuit

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Sequential Circuits Sequential circuits combinational circuits state gate delay

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

Sequential Circuit Analysis

P2 (10 points): Given the circuit below, answer the following questions:

ELCT201: DIGITAL LOGIC DESIGN

Chapter 7 Sequential Logic

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Different encodings generate different circuits

Digital Circuits and Systems

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Introduction to Digital Logic

Memory Elements I. CS31 Pascal Van Hentenryck. CS031 Lecture 6 Page 1

Chapter 7. Sequential Circuits Registers, Counters, RAM

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

EET 310 Flip-Flops 11/17/2011 1

EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs. Cross-coupled NOR gates

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh

I. Motivation & Examples

Fundamentals of Digital Design

Chapter 6 Introduction to state machines

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

L4: Sequential Building Blocks (Flip-flops, Latches and Registers)

Week-5. Sequential Circuit Design. Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

Topic 8: Sequential Circuits

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

Unit 7 Sequential Circuits (Flip Flop, Registers)

Time Allowed 3:00 hrs. April, pages

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

CSE370 HW6 Solutions (Winter 2010)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

Sequential Logic Worksheet

Philadelphia University Student Name: Student Number:

CS/COE0447: Computer Organization

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

Arithme(c logic units and memory

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

EE 209 Logic Cumulative Exam Name:

Synchronous Sequential Logic. Chapter 5

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

EE141- Spring 2007 Digital Integrated Circuits

ELE2120 Digital Circuits and Systems. Tutorial Note 9

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

DIGITAL LOGIC CIRCUITS

Sample Test Paper - I

CPS 104 Computer Organization and Programming Lecture 11: Gates, Buses, Latches. Robert Wagner

CprE 281: Digital Logic

Chapter 4 Part 2 Sequential Circuits

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

Digital electronics form a class of circuitry where the ability of the electronics to process data is the primary focus.

Digital Integrated Circuits A Design Perspective

Introduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison

Chapter 3 Digital Logic Structures


Using the NOT realization from the NAND, we can NOT the output of the NAND gate making it a NOT NOT AND or simply an AND gate.

Lecture 7: Sequential Networks

Overview of Chapter 4

Digital Circuits ECS 371

ELEN Electronique numérique

CS/COE0447: Computer Organization

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

Mealy & Moore Machines

Introduction to Computer Engineering. CS/ECE 252, Spring 2017 Rahul Nayar Computer Sciences Department University of Wisconsin Madison

Problem Set 9 Solutions

Module - 19 Gated Latches

Fundamentals of Boolean Algebra

Chapter 13. Clocked Circuits SEQUENTIAL VS. COMBINATIONAL CMOS TG LATCHES, FLIP FLOPS. Baker Ch. 13 Clocked Circuits. Introduction to VLSI

Combinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #13

UMBC. At the system level, DFT includes boundary scan and analog test bus. The DFT techniques discussed focus on improving testability of SAFs.

CMPEN 411. Spring Lecture 18: Static Sequential Circuits

Lecture 9: Digital Electronics

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Experiment 9 Sequential Circuits

Digital Electronics Circuits 2017

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

Transcription:

Sequential Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design

Sequential Logic Combinational circuits with memory elements called sequential logic. Block diagram of the sequential logic is, 2

Sequential Logic Sequential circuit consists of combinational logic circuit to which memory elements are connected to form a feedback path. Memory elements are devices capable of storing binary information within them. The binary information stored in the memory elements at any given time defines the state of the sequential circuits. For example, ALU Operation, MUX and DeMUX, The Counter Circuits etc 3

Latches and Flip Flops A latch is a temporary storage device that has two stable states. Its output can be changed by applying appropriate inputs. A latch normally has two inputs, and two outputs Q and Q. The Latch is said to be in Logic High when, Q=1 and Q =0 And vice versa. 4

Flip Flops A Latch is memory element which is able to retain the information stored in it. Flip flop circuit can be constructed from two NAND or NOR Gates. The cross coupled connection constitute a feedback. Such type of circuits are also called direct coupled RS flip flop or SR latch. 5

Basic Flip Flop Circuit The figure describes the circuit as follow, 6

Basic Flip Flop Circuit To analyze the operation of the circuits on previous slide, We know that the output of the NOR gate is 0 if any input is one, and vice versa. Starting for the draw run take all the possibilities, Set=1 and Reset=0 then Q=1 and Q =0 Set=0 and Reset=0 then Q=1 and Q =0 Memory Set=0 and Reset=1 then Q=0 and Q =1 Set=0 and Reset=0 then Q=0 and Q =1 Memory Set=1 and Reset=1 then Q=0 and Q =0 (Indeterminate state) 7

Flip Flop with NAND Gates For S=1, R=1, Q=0, Q =1 after S=1, R=0 Memory For S=1, R=1, Q=1, Q =0 after S=0, R=1 Memory 8

RS-Flip Flop The operation of the basic flip flop can be modified by providing an additional control input that determines when the state of the circuit is to be changed. An RS flip flop with a clock pulse(cp) is shown. It consists of basic flip flop circuit and two additional NAND gates. CP acts as an enable signal input. 9

RS-Flip Flop Q S R Q(t+1) 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 Invalid 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 invalid 10

D-Flip Flop One way to eliminate the undesirable condition of the indeterminate state in the RS flip flop is to ensure that inputs S and R are never Equal to 1 at the same time. It has only two inputs D and CP. The D input directly goes to the S input and its complement is applied to R input. As long as the pulse input is at 0, the outputs of the gates 3 and 4 are at the one level and the circuit cannot change state regardless of the value of D. 11

If D=1, D-Flip Flop Q output goes to 1, placing the circuit in the set state. If D=0, Output Q goes to 0, and circuit switches to the clear state. 12

D-Flip Flop 13

JK-Flip Flop A JK flip flop is a refinement of the RS flip flop to over come the indeterminate states. Input J and K behave like inputs S and R to Set and Clear the flip flop. J for Set and K for Reset. A JK flip flop is constructed with two cross coupled NOR gates and two AND gates. Output Q is ANDed with K and CP inputs so that the FF is cleared during a CP only if Q was previously 1. 14

JK-Flip Flop Output Q is ANDed with J and CP inputs so that FF is set with a CP only when Q was previously 1. Q J K Q(t+1) 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0 Characteristic Table 15

JK-Flip Flop 16

It s a single input version of JK flip flop. T-Flip Flop The destination T comes from the ability of the FF to toggle, or complement its state. The characteristic table and equation show that when T=0, Q(t+1)=Q, that is, the next state is the same as the present state and no change occurs. When T=1, then Q(t+1)=Q and the state of the FF is complemented. 17

T-Flip Flop 18

Master Slave Flip Flop A Master Slave FF is constructed from two separate FF. One circuit serves as a master and other as a slave, and the overall circuit is called to as a Master Slave Flip Flop. 19

20