Part 5: Quantum Effects in MOS Devices

Similar documents
High Dielectric Constant (k) Materials

+ V gate M O. Trend: As k, E g. Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials. Bandgap versus Dielectric Constant (k) k k

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Characteristics Optimization of Sub-10 nm Double Gate Transistors

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Figure 3.1 (p. 141) Figure 3.2 (p. 142)

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

Subthreshold and scaling of PtSi Schottky barrier MOSFETs

Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Modeling and Computation of Gate Tunneling Current through Ultra Thin Gate Oxides in Double Gate MOSFETs with Ultra Thin Body Silicon Channel

Introduction and Background

Lecture 6: 2D FET Electrostatics

EE130: Integrated Circuit Devices

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

MENA9510 characterization course: Capacitance-voltage (CV) measurements

Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Lecture 5: CMOS Transistor Theory

MOS Transistor Theory

A Multi-Gate CMOS Compact Model BSIMMG

VLSI Design The MOS Transistor

EECS130 Integrated Circuit Devices

MOSFET: Introduction

ECE335F: Electronic Devices Syllabus. Lecture*

Prospects for Ge MOSFETs

EE5311- Digital IC Design

CHAPTER 3. EFFECT OF STRUCTURAL AND DOPING PARAMETER VARIATIONS ON f t, NQS DELAY, INTRINSIC GAIN AND NF IN N-TYPE FINFETS

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Solid State Device Fundamentals

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Fig. 8.1 : Schematic for single electron tunneling arrangement. For large system this charge is usually washed out by the thermal noise

FIELD-EFFECT TRANSISTORS

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

Appendix 1: List of symbols

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

Semiconductor Physics fall 2012 problems

ECE-305: Fall 2017 MOS Capacitors and Transistors

Simple and accurate modeling of the 3D structural variations in FinFETs

Gate Carrier Injection and NC-Non- Volatile Memories

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Semiconductor Physics Problems 2015

A 20 nm gate-length ultra-thin body p-mosfet with silicide source/drain

Quantum Phenomena & Nanotechnology (4B5)

Nanoelectronics 08. Atsufumi Hirohata Department of Electronics. Quick Review over the Last Lecture E = 2m 0 a 2 ξ 2.

The Devices: MOS Transistors

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

Lecture 20 - Semiconductor Structures

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

Class 05: Device Physics II

September 21, 2005, Wednesday

MOS Capacitors ECE 2204

Flash Memory Cell Compact Modeling Using PSP Model

Chapter 5 MOSFET Theory for Submicron Technology

Components Research, TMG Intel Corporation *QinetiQ. Contact:

Proposed Thermal Circuit Model for the Cost Effective Design of Fin FET

Nanoelectronics. Topics

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

Characterization of the gate-voltage dependency of input capacitance in a SiC MOSFET

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

EE410 vs. Advanced CMOS Structures

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Fundamentals of Nanoelectronics: Basic Concepts

Fabrication Technology, Part I

Lecture 9. Strained-Si Technology I: Device Physics

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

Tunneling transport. Courtesy Prof. S. Sawyer, RPI Also Davies Ch. 5

Nanometer Transistors and Their Models. Jan M. Rabaey

Enhanced Mobility CMOS

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Investigation of the Dimension Effects of Sub-30nm Multiple-Gate SOI MOSFETs by TCAD Simulation

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

an introduction to Semiconductor Devices

Semiconductor Integrated Process Design (MS 635)

The Intrinsic Silicon

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

MODELLING OF TUNNELLING CURRENTS IN METAL-INSULATOR-METAL JUNCTION

EE143 Fall 2016 Microfabrication Technologies. Evolution of Devices

Solid-State Electronics

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

Introduction to semiconductor nanostructures. Peter Kratzer Modern Concepts in Theoretical Physics: Part II Lecture Notes

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

IBM Research Report. Quantum-Based Simulation Analysis of Scaling in Ultra-Thin Body Device Structures

Lecture 12: MOS Capacitors, transistors. Context

Transcription:

Quantum Effects Lead to Phenomena such as: Ultra Thin Oxides Observe: High Leakage Currents Through the Oxide - Tunneling Depletion in Poly-Si metal gate capacitance effect Thickness of Inversion Layer alters t ox GIDL (Gate-Induced Drain Leakage) High Doping - Leads to tunneling DIBL (Drain-Induced Barrier Lowering) Short Channel - Leads to tunneling Take advantage of Quantum Effects Decrease effective mass Change E -vs- k energy band diagram by Induce strain using lattice mismatch between S/Cs Quantum Confinement Gain in Device Efficiency Band gap engineering Use other S/Cs to decrease E g 1 Ultrathin begin to observe quantum effects poly-crystalline Si - V gate V Drain - Channel amorphous Source Contact Insulator source Poly Si Gate Contact - Gate oxide + + + + + + + + + + + + + + channel Si Wafer drain Drain Contact Insulator Crystalline Si C ox okoxa t ox 2 1

E e- E f Flat band What condition is this? 3 E e- Treat as IF a p-n junction Flat band h + flow only one way 4 2

Poly-depletion Poly depletion 5 Depeletion in poly-si C Cox C C 1 x ox, physical D, poly Si 1 Colinge & Colinge, S/C Devices Other: Relativistic Carriers (hot emissionoxide damage) 6 3

Quantization: (cont.) 2D gas in channel Inversion layer thickness is similar to the gate oxide thickness Changes oxide thickness ox tox, eff tox, physical x Si Davies, The Physics of Low Dimensional Semiconductors, (Cambridge, 199) p. 343 Hareland, IEEE Transactions on Electron Devices, 1996 See also: Anderson & Anderson. Fundamentals of Semiconductor Devices, (McGraw Hill, 2005) p. 504-506 7 Quantization: (cont.) - Recall Particle in a Box or Infinite Potential Well or Quantum Well? Chapter 3 of Kasap Ψ and lψl 2 is always zero at the boundary! Energy of electron 0V(x) E 4 E 3 E 2 V = n =4 n =3 n =2 Electron 0 a x 3 2 V =0 4 E 1 n =1 0 1 x x =0 x = a 0 a 0 a Energy levels in the well (x) sin(nx/a) Probability density (x) 2 Electron in a one-dimensional infinite PE well. The energy of the electron is quantized. Possible wavefunctions and the probability distributions for the electron are shown. V = From Principles of Electronic Materials and Devices, Third Edition, S.O. Kasap ( McGraw-Hill, 2005) 4

Quantization: (cont.) 2D gas in channel Inversion layer thickness is similar n ~1 to the gate oxide thickness Changes oxide thickness ox tox, eff t ox, physical x Si Energy States of e - : Bound versus Unbound (continuum) Davies, The Physics of Low Dimensional Semiconductors, (Cambridge, 199) p. 343 9 Tunneling: Fowler-Nordheim (FN) [cold emission oxides] Direct (oxides) Band-to-Band Barrier lowering Drain Induced Barrier Lowering (DIBL) V gate = 0n Drain Contact V g Poly Si Gate Contact - Gate oxide n + source channel p-si Wafer V D =V DD V d Drain Contact n + drain This results because this occurs. Streetman & Banerjee, Solid State Electronic Circuits (Prentice Hall,2000) Muller & Kamins (Wiley-Interscience,2003) Fig. 9.17 p. 452 10 5

Tunneling: Fowler-Nordheim (FN) [cold emission oxides] Direct (oxides) Band-to to-band Barrier lowering Gate Induced Drain Leakage (GIDL) Colinge & Colinge, S/C Devices V gate =0 V g V D =V DD V d Drain Contact n + source Poly Si Gate Contact - Gate oxide channel P-Si Wafer Drain Contact n + drain GIDL Sze, Modern S/C Device Physics (Wiley-Interscience,199) Ch. 3 by SlJ. Hillenius 11 Quantization: (cont.) 2D gas in channel SOI Gate-all-around (GAA) MOSFET: Gate-All-Around (GAA) MOSFET is an SOI transistor in which the gate oxide and the gate electrode are wrapped around the channel region. Fabricated using an SOI CMOS process to which two process steps are added a photolithographic step a wet etch step during which a cavity is formed under previously patterned silicon islands. The remarkable features of this MOSFET are that there are two channels (at the top and the bottom of the silicon film, The entire channel area is surrounded by good-quality gate oxide and the gate electrode. Colinge & Colinge, S/C Devices 12 6

Quantization: (cont.) 2D gas in channel SOI Gate-all-around (GAA) MOSFET: Colinge & Colinge, S/C Devices 13 Bandgap Engineering of Channel Consider: Bandgap, mobility, effective mass,lattice matching, quantum confinement of carriers Lattice Constants: a Si = 5.4309 Å a Ge = 5.6577 Å Cullity, Elements of X-ray Diffraction, 2 nd Ed (197) Appendix 5 From Principles of Electronic Materials and Devices, Third Edition, S.O. Kasap ( McGraw-Hill, 2005) 14 7

Bandgap Engineering of Channel Consider: Bandgap, mobility, effective mass, lattice matching, quantum confinement of carriers Lattice Constants: a Si = 5.4309 Å a Ge = 5.6577 Å Cullity, Elements of X-ray Diffraction, 2 nd Ed (197) Appendix 5 Science M. Ieong, B. Doris, J. Kedzierski, K. Rim, M. Yang, Silicon Device Scaling to Sub-10nm Regime (2004) 15 Bandgap Engineering of Channel Consider: Bandgap, mobility, effective mass, lattice matching, quantum confinement of carriers Lattice Constants: a Si = 5.4309 Å a Ge = 5.6577 Å Cullity, Elements of X-ray Diffraction, 2 nd Ed (197) Appendix 5 IBM RJ Antoniadis et al., Continuous MOFET Performance Inc with Scaling - Strain & Channel Matl (2006) 16