N-CHANNEL MOSFET Qualified per MIL-PRF-19500/555

Similar documents
P-CHANNEL MOSFET Qualified per MIL-PRF-19500/595

N-CHANNEL MOSFET Qualified per MIL-PRF-19500/592

N-CHANNEL MOSFET Qualified per MIL-PRF-19500/592

N-CHANNEL MOSFET Qualified per MIL-PRF-19500/557

P-CHANNEL MOSFET Qualified per MIL-PRF-19500/564

N-CHANNEL MOSFET Qualified per MIL-PRF-19500/543

N-CHANNEL MOSFET Qualified per MIL-PRF-19500/542

RADIATION HARDENED N-CHANNEL MOSFET Reference MIL-PRF-19500/603. Parameters / Test Conditions Symbol Value Unit. I D Adc

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

IRLML2030TRPbF HEXFET Power MOSFET

A I DM W/ C V GS. Thermal Resistance Symbol Parameter Typ. Max. Units

SSF7NS65UF 650V N-Channel MOSFET

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

GP1M003A080H/ GP1M003A080F GP1M003A080HH/ GP1M003A080FH

RADIATION HARDENED N-CHANNEL MOSFET Reference MIL-PRF-19500/601. Parameters / Test Conditions Symbol Value Unit. I D2 5.0 Adc

IRF5851. HEXFET Power MOSFET. Ultra Low On-Resistance Dual N and P Channel MOSFET Surface Mount Available in Tape & Reel Low Gate Charge.

Complementary (N- and P-Channel) MOSFET

AUTOMOTIVE GRADE. A I DM Pulsed Drain Current P A = 25 C Maximum Power Dissipation 2.0 P A = 70 C Maximum Power Dissipation 1.

N- & P-Channel Enhancement Mode Field Effect Transistor

SSF8NP60U. Main Product Characteristics: 600V V DSS. 0.73Ω (typ.) Features and Benefits: Description: Absolute max Rating:

500V N-Channel MOSFET

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description

P-Channel Enhancement Mode Mosfet

P-Channel Enhancement Mode Mosfet

N-CHANNEL MOSFET 1 D2 P-CHANNEL MOSFET. Top View SO-8

AOT404 N-Channel Enhancement Mode Field Effect Transistor

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 30 V V GS Gate-Source Voltage ±20 V

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 600 V V GS Gate-Source Voltage ±30 V

LNTA4001NT1G S-LNTA4001NT1G. Small Signal MOSFET 20 V, 238 ma, Single, N-Channel, Gate ESD Protection LESHAN RADIO COMPANY, LTD.

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

V DSS R DS(on) max I D 80V GS = 10V 3.6A. 29 P A = 25 C Maximum Power Dissipation 2.0 Linear Derating Factor

TO-247-3L Inner Circuit Product Summary I C) R DS(on)

PD A N-CHANNEL MOSFET 1 D2 P-CHANNEL MOSFET. Top View SO-8. 1

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

APQ02SN60AA-XXJ0 APQ02SN60AB DEVICE SPECIFICATION. 600V/2A N-Channel MOSFET

-3.3A -2.8A. Part Number Case Packaging DMC2057UVT-7 TSOT / Tape & Reel DMC2057UVT-13 TSOT / Tape & Reel

STD5N20L N-CHANNEL 200V Ω - 5A DPAK STripFET MOSFET

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

IXFH400N075T2 IXFT400N075T2

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

AO7401 P-Channel Enhancement Mode Field Effect Transistor

N-channel TrenchMOS logic level FET

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

AO3411 P-Channel Enhancement Mode Field Effect Transistor

SIPMOS Small-Signal-Transistor

Silicon carbide Power MOSFET 650 V, 90 A, 18 mω (typ., T J = 25 C) in an H²PAK-7 package. Order code V DS R DS(on) max. I D

Package. TAB Drain S S G. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 13.5 V GS = 15 V, T C = 100 C

BUK B. N-channel TrenchMOS standard level FET

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

N-Channel 30-V (D-S) MOSFET With Sense Terminal

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

N-channel TrenchMOS logic level FET

Package. Symbol Parameter Value Unit Test Conditions Note V GS = 15 V, T C = 25 C Fig. 19 A 7.5 V GS = 15 V, T C = 100 C.

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

SIPMOS Small-Signal-Transistor

Package. Drain. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 40 V GS = 15 V, T C = 100 C.

SIPMOS Small-Signal Transistor BSP 149

AO4607, AO4607L(Lead-Free) Complementary Enhancement Mode Field Effect Transistor

AO4802 Dual N-Channel Enhancement Mode Field Effect Transistor

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

TSP10N60M / TSF10N60M

AON4605 Complementary Enhancement Mode Field Effect Transistor

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

AOP606 Complementary Enhancement Mode Field Effect Transistor

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

Symbol Parameter Max. Units I TC = 25 C Continuous Drain Current, V 10V I DM Pulsed Drain Current

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 15 V GS = 15 V, T C = 100 C.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

SIPMOS Small-Signal-Transistor

BUK A. N-channel TrenchMOS standard level FET

Package TO Symbol Parameter Value Unit Test Conditions Note V GS = 20 V, T C = 25 C A 6 V GS = 20 V, T C = 100 C.

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

AUIRFS4115 AUIRFSL4115

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 20 V, T C = 25 C Fig. 19 A 24 V GS = 20 V, T C = 100 C.

OptiMOS 3 Power-MOSFET

Package. Renewable energy EV battery chargers High voltage DC/DC converters Switch Mode Power Supplies Part Number Package Marking

SIPMOS Small-Signal-Transistor

BUK B. N-channel TrenchMOS logic level FET

Package. Symbol Parameter Value Unit Test Conditions Note. V GS = 15 V, T C = 25 C Fig. 19 A 19.7 V GS = 15 V, T C = 100 C.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

Dual N-Channel OptiMOS MOSFET

OptiMOS 3 Power-MOSFET

N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

IXTH80N65X2 V DSS. X2-Class Power MOSFET = 650V I D25. = 80A 38m. R DS(on) N-Channel Enhancement Mode Avalanche Rated TO-247 G D S

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

IXTK5N250 IXTX5N250 = 2500V = 5A < 8.8Ω. High Voltage Power MOSFET w/ Extended FBSOA. Advance Technical Information. R DS(on)

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-Channel ENHANCEMENT MODE POWER MOSFET 0V

OptiMOS 3 Power-Transistor

PPM3T60V2 P-Channel MOSFET

IXFH42N60P3. Polar3 TM HiperFET TM Power MOSFET. = 600V = 42A 185m. Preliminary Technical Information. R DS(on)

TrenchMV TM Power MOSFET

Transcription:

and Compliant N-CHANNEL MOSFET Qualified per MIL-PRF-19500/555 DESCRIPTION Qualified Levels: JAN, JANTX, and JANTX These and devices are military qualified up to a JANTX level for highreliability applications. Microsemi also offers numerous other products to meet higher and lower power voltage regulation applications. Important: For the latest information, visit our website http://www.microsemi.com. FEATURES Surface mount equivalent of JEDEC registered 2N6788 and 2N6790 numbers. JAN, JANTX, and JANTX qualifications are available per MIL-PRF-19500/555. RoHS compliant by design. High frequency operation. Lightweight, low-profile package. ESD rated to class 1A. APPLICATIONS / BENEFITS MAXIMUM RATINGS @ T C = +25 C unless otherwise noted Parameters / Test Conditions Symbol alue Unit Junction & Storage Temperature T J, T stg -55 to +150 C Thermal Resistance Junction-to-Case (see Figure 1) R ӨJC 8.93 ºC/W Total Power Dissipation (1) P T 0.8 W Drain to Gate oltage 100 DG 200 Drain Source oltage Gate Source oltage GS ± 20 Drain Current, dc @ T C = +25 C (2) 4.5 I D1 A (see Figure?) 2.8 Drain Current, dc @ T C = +100 C Off-State Current (3) Source Current DS I D2 I DM 100 200 2.8 1.8 18 11 4.5 2.8 A A (pk) Notes: 1. Derated linearly by 0.11 W/ C for T C > +25 C. 2. The following formula derives the maximum theoretical I D limit. I D is also limited by package and internal wires and may be limited due to pin diameter. 3. I DM = 4 x I D1; I D1 as calculated in note 2. I S A U-18 LCC Package Also available in: TO-205AF Package (leaded) 2N6788 & 2N6790 MSC Lawrence 6 Lake Street, Lawrence, MA 01841 Tel: 1-800-446-1158 or (978) 620-2600 Fax: (978) 689-0803 MSC Ireland Gort Road Business Park, Ennis, Co. Clare, Ireland Tel: +353 (0) 65 6840044 Fax: +353 (0) 65 6822298 Website: www.microsemi.com T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 1 of 8

and MECHANICAL and PACKAGING CASE: Ceramic LCC-18 with kovar gold plated lid. TERMINALS: Gold plating over nickel. MARKING: Manufacturer's ID, part number, date code, ESD symbol at pin 1 location. TAPE & REEL option: Standard per EIA-481-D. Consult factory for quantities. See Package Dimensions on last page. PART NOMENCLATURE JAN 2N6790 U Reliability Level JAN=JAN level JANTX=JANTX level JANTX=JANTX level Blank = Commercial Surface Mount package JEDEC type number Symbol I D I F T C DD DS GS Drain current. Forward current. Case temperature. Drain supply voltage. Drain to source voltage. Gate to source voltage. SYMBOLS & DEFINITIONS Definition T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 2 of 8

and ELECTRICAL CHARACTERISTICS @ T A = +25 C, unless otherwise noted Parameters / Test Conditions Symbol Min. Max. Unit OFF CHARACTERTICS Drain-Source Breakdown oltage GS = 0, I D = 1 ma (BR)DSS 100 200 Gate-Source oltage (Threshold) DS GS, I D = 0.25 ma DS GS, I D = 0.25 ma, T j = +125 C DS GS, I D = 0.25 ma, T j = -55 C GS(th)1 GS(th)2 GS(th)3 2.0 1.0 4.0 5.0 Gate Current GS = ±20, DS = 0 GS = ±20, DS = 0, T j = +125 C I GSS1 I GSS2 ±100 ±200 na Parameters / Test Conditions Symbol Min. Max. Unit ON CHARACTERISTICS Drain Current GS = 0, DS = 80 GS = 0, DS = 160 Drain Current GS = 0, DS = 80, T j = +125 C GS = 0, DS = 160, T j = +125 C Static Drain-Source On-State Resistance GS = 10, I D = 3.5 A pulsed GS = 10, I D = 2.25 A pulsed Static Drain-Source On-State Resistance GS = 10, I D = 6.0 A pulsed GS = 10, I D = 3.5 A pulsed Static Drain-Source On-State Resistance T j = +125 C: GS = 10, I D = 3.5 A pulsed GS = 10, I D = 2.25 A pulsed Diode Forward oltage GS = 0, I D = 6.0 A pulsed GS = 0, I D = 3.5 A pulsed I DSS1 25 µa I DSS2 0.25 ma r DS(on)1 r DS(on)2 r DS(on)3 SD 0.30 0.80 0.35 0.85 0.54 1.50 1.8 1.5 Ω Ω Ω T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 3 of 8

and ELECTRICAL CHARACTERISTICS @ T A = +25 C, unless otherwise noted (continued) DYNAMIC CHARACTERISTICS Parameters / Test Conditions Symbol Min. Max. Unit Gate Charge: On-State Gate Charge GS = 10, I D = 6.0 A, DS = 50 GS = 10, I D = 3.5 A, DS = 100 Gate to Source Charge GS = 10, I D = 6.0 A, DS = 50 GS = 10, I D = 3.5 A, DS = 100 Gate to Drain Charge GS = 10, I D = 6.0 A, DS = 50 GS = 10, I D = 3.5 A, DS = 100 Q g(on) Q gs Q gd 18.0 14.3 4.0 3.0 9.0 9.0 nc nc nc SWITCHING CHARACTERISTICS Parameters / Test Conditions Symbol Min. Max. Unit Turn-on delay time I D = 6.0 A, GS = 10, R G = 7.5 Ω, DD = 35 I D = 3.5 A, GS = 10, R G = 7.5 Ω, DD = 74 Rinse time I D = 6.0 A, GS = 10, R G = 7.5 Ω, DD = 35 I D = 3.5 A, GS = 10, R G = 7.5 Ω, DD = 74 Turn-off delay time I D = 6.0 A, GS = 10, R G = 7.5 Ω, DD = 35 I D = 3.5 A, GS = 10, R G = 7.5 Ω, DD = 74 Fall time I D = 6.0 A, GS = 10, R G = 7.5 Ω, DD = 35 I D = 3.5 A, GS = 10, R G = 7.5 Ω, DD = 74 Diode Reverse Recovery Time di/dt = 100 A/µs, DD 50, I F = 6.0 A di/dt = 100 A/µs, DD 50, I F = 3.5 A t d(on) 40 ns t r 70 50 t d(off) 40 50 t f t rr 70 50 240 400 ns ns ns ns T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 4 of 8

and GRAPHS t 1, RECTANGULAR PULSE DURATION (SECONDS) Figure 1 Thermal Impedance Curves ID DRAIN CURRENT (AMPERES) ID DRAIN CURRENT (AMPERES) THERMAL RESPONSE (ZӨJC) T C CASE TEMPERATURE ( C) T C CASE TEMPERATURE ( C) () () Figure 2 Maximum Drain Current vs. Case Temperature Graph T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 5 of 8

and GRAPHS (continued) DS, DRAIN-TO-SOURCE OLTAGE (OLTS) Maximum Safe Operating Area () ID DRAIN CURRENT (AMPERES) ID DRAIN CURRENT (AMPERES) DS, DRAIN-TO-SOURCE OLTAGE (OLTS) Maximum Safe Operating Area () T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 6 of 8

and PACKAGE DIMENSIONS Dimensions Ltr Inches Millimeters Min Max Min Max BL.345.360 8.77 9.14 BW.280.295 7.12 7.49 CH.095.115 2.42 2.92 LL1.040.055 1.02 1.39 LL2.055.065 1.40 1.65 LS.050 BSC 1.27 BSC LS1.025 BSC 0.635 BSC LS2.008 BSC 0.203 BSC LW.020.030 0.51 0.76 Q1.105 REF 2.67 REF Q2.120 REF 3.05 REF Q3.045.055 1.14 1.40 TL.070.080 1.78 2.03 TW.120.130 3.05 3.30 NOTES: 1. Dimensions are in inches. 2. Millimeters are given for general information only. 3. In accordance with ASME Y14.5M, diameters are equivalent to Φx symbology. T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 7 of 8

and PAD LAYOUT PAD ASSIGNMENTS T4-LDS-0164-1, Rev. 1 (121482) 2012 Microsemi Corporation Page 8 of 8