Performance Evaluation of Polymers for Bumping and Wafer Level Packaging

Similar documents
Evaluation of Capacitance in Motor Circuit Analysis Findings. Howard W Penrose, Ph.D., CMRP President, SUCCESS by DESIGN

1 INTRODUCTION 2 SAMPLE PREPARATIONS

An Introduction to Insulation Resistance Testing

Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards

High Optical Density Photomasks For Large Exposure Applications

3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer

Objective: Competitive Low-Cost Thin-Film Varactor Technology. Integrated Monolithic Capacitors using Sputtered/MOCVD material on low-cost substrates

RS INDUSTRY LIMITED. RS Chip Array ESD Suppressor APPROVAL SHEET. Customer Information. Part No. : Model No. : COMPANY PURCHASE R&D

MULTILAYER CERAMIC CAPACITORS Open-Mode Series (50V to 630V) 0805 to 1812 Sizes X7R Dielectric Halogen Free & RoHS Compliance

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

REALIZATION OF HUMIDITY STANDARD FACILITY USING TWO-PRESSURE HUMIDITY GENERATOR AND HUMIDITY CHAMBER

CERAMIC CHIP CAPACITORS

Technology Brief 9: Capacitive Sensors

Experiment FT1: Measurement of Dielectric Constant

MLCC APPLICATION GUIDE

Sensors and Metrology. Outline

Surface Mount Multilayer Ceramic Chip Capacitors with Integrated Resistor for High Pulse Current Applications

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Reliability of Flexible Termination Ceramic Capacitors in Temperature-Humidity-Bias Conditions. Michael H. Azarian, Ph.D

MULTILAYER CERAMIC CAPACITORS High Q / Low ESR Series (HH) 0402, 0603 & 0805 Sizes NP0 Dielectric RoHS Compliance

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Multilayer Ceramic Capacitors Y5V

LAYOUT TECHNIQUES. Dr. Ivan Grech

Prosperity Dielectrics Co., Ltd. 1 ACS-1045 Rev15

Open-mode Design Capacitors

FREQUENTLY ASKED QUESTIONS RF & MICROWAVE PRODUCTS

Introducing the RoVaCBE Flagship project: Roll-to-roll Vacuum-processed Carbon Based Electronics. Dr Hazel Assender, University of Oxford

Surface Mount Multilayer Ceramic Chip Capacitors for High Q Commodity Applications

MLCC APPLICATION GUIDE

Electromagnetics in COMSOL Multiphysics is extended by add-on Modules

IC Fabrication Technology

Surface Mount Multilayer Ceramic Chip Capacitors Prohibit Surface Arc-Over in High-Voltage Applications

Multilayer Ceramic Chip Capacitors

Nordson MARCH Concord, CA, USA

Multilayer Ceramic Chip Capacitors

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.

MEMS Tuning-Fork Gyroscope Mid-Term Report Amanda Bristow Travis Barton Stephen Nary

MEEN Nanoscale Issues in Manufacturing. Lithography Lecture 1: The Lithographic Process

Chapter 4 Field-Effect Transistors

WHITE PAPER. Why Three Monolayers of Moisture Are Important

MULTILAYER CERAMIC CAPACITORS High Q / Low ESR Series (HH) 0201 to 0805 Sizes NP0 Dielectric Halogen Free & RoHS Compliance

*Contents in this sheet are subject to change without prior notice.

High Q / Low ESR Multilayer SMD Ceramic Capacitor 0402, 0603 & 0805 Sizes, NP0 Dielectric, (MCHH)Series

AN-1301 APPLICATION NOTE

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

Case Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis

Investigating extremely low resistance ohmic contacts to silicon carbide using a novel test structure

Microwave Multilayer SMD Ceramic Capacitor 0201 to 0805 Sizes (6.3V to 500V), NP0 Dielectric, (MCRF)Series

MULTILAYER CERAMIC CAPACITORS Low Inductance Series 0612 Size, 50V X7R Dielectric Halogen Free & RoHS Compliance

SCM Series Supercapacitor Modules Series-Connected Supercapacitors

DISCRETE SEMICONDUCTORS DATA SHEET. BLF145 HF power MOS transistor

Measurement of Conductivity and Charge Storage in Insulators Related to SpacecraftCharging

COURSE OUTLINE. Introduction Signals and Noise Filtering Sensors: Piezoelectric Force Sensors. Sensors, Signals and Noise 1

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

White Paper. Capacitive Coupling with Unshielded Laparoscopic Electrodes. By Kurt Aronow, P.E. July 2007

Interconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003

Lecture 8. Photoresists and Non-optical Lithography

Modeling of Signal and Power Integrity in System on Package Applications

DISCRETE SEMICONDUCTORS DATA SHEET. BLU86 UHF power transistor

XPS/UPS and EFM. Brent Gila. XPS/UPS Ryan Davies EFM Andy Gerger

nmos IC Design Report Module: EEE 112

FEATURES Internal matching for an optimum wideband capability and high gain Emitter-ballasting resistors for optimum temperature profile Gold

MULTILAYER CERAMIC CAPACITORS

MULTILAYER CERAMIC CAPACITORS Microwave Series (RF) to 1111 Sizes (6.3V to 1500V) NP0 Dielectric Halogen Free & RoHS Compliance

EE 434 Lecture 7. Process Technology

Surface Mount Multilayer Ceramic Capacitors for Pulse Current Applications

FEATURES PIN CONFIGURATION Emitter-ballasting resistors for an optimum temperature profile Gold metallization ensures excellent reliability. h

ECE 340 Lecture 39 : MOS Capacitor II

Taurus-Topography. Topography Modeling for IC Technology

MULTILAYER CERAMIC CAPACITORS Capacitor Arrays Series (10V to 100V) 4 x 0402, 4 x 0603 Sizes NP0, X7R & Y5V Dielectrics Halogen Free & RoHS Compliance

Supplementary Figure 1 XRD pattern of a defective TiO 2 thin film deposited on an FTO/glass substrate, along with an XRD pattern of bare FTO/glass

Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage

FIB Voltage Contrast for Failure Localisation on CMOS Circuits an Overview

Surface Mount Multilayer Ceramic Chip Capacitor Solutions for High Voltage Applications

DISCRETE SEMICONDUCTORS DATA SHEET M3D175. BLF202 HF/VHF power MOS transistor. Product specification Supersedes data of 1999 Oct 20.

Multilayer Ceramic Capacitors X7R

Supplementary Materials for

Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding

DEKI CAPACITOR SOLUTIONS. By Vishnu Engineer R&D

MULTILAYER CERAMIC CAPACITORS General Purpose Series (10V to 100V) 0402 to 1812 Sizes NP0, X7R & Y5V Dielectrics RoHS Compliance

Product Data Sheet PD-0053-A

DISCRETE SEMICONDUCTORS DATA SHEET. BLF543 UHF power MOS transistor

Quality & Reliability Data

Surface Mount Multilayer Ceramic Chip Capacitors DSCC Qualified Type 05007

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CVD-3 LFSIN SiN x Process

Photomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT

Elizabethtown College Department of Physics and Engineering PHY104

Super High AUTO (SHA) Series

Film Deposition Part 1

Supporting Information

Simple and accurate modeling of the 3D structural variations in FinFETs

Considerations for using charge amplifiers with high temperature piezoelectric accelerometers. Technical Paper 339

Electric Field Mapping Lab 2. Precautions

Surface Mount Multilayer Ceramic Chip Capacitors for Safety Certified Applications

Name Date Time to Complete

Low Inductance Ceramic Capacitor (LICC)

CVD-3 SIO-HU SiO 2 Process

DEPARTMENT OF ELECTRICAL ENGINEERING DIT UNIVERSITY HIGH VOLTAGE ENGINEERING

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

Transcription:

Performance Evaluation of Polymers for Bumping and Wafer Level Packaging John JH Reche 945 E. Verde Lane, Tempe, AZ 85284 jjhreche@wafer-bumping.com 11th Symposium on Wintherthur Museum and Gardens, DE

Purpose Design a mask set to evaluate polymers in multilayer applications Optimize polymer performance and reliability Optimize metallization process Polymer and metallization cannot be tested separately because of process interaction Obtain quantitative data Design to use minimal instrumentation Minimize testing time Remove subjective evaluation factors Separate performance evaluation from processing convenience Shorten overall polymer evaluation cycle Applicable to internal or out-sourcing evaluation 2

Uncover the processing boundaries of materials Push materials and processes to their limit Photolithographic patterns designed to check the limits of materials Inability to achieve perfect results with a mask set is not a failure It allows to uncover weaknesses in materials and process Too often test patterns are designed specifically for a product development and never find the real capabilities of materials Conceals real capability of material Hide potential failures modes Incomplete testing cost money in the long run Need to repeat tests for the next product development cycle because of lack of confidence if the materials will work or not Final test criteria need to be process independent 3

Electrical tests related to polymers Effective dielectric constant Parallel plate capacitors Surface leakage Triple tracks: Ground lines parallel on each side of a conductor Effect of humidity on ε and ε Meshed capacitors allowing faster sensitivity to water vapor diffusion Dielectric integrity Verification of the lack of pinhole from one dielectric level to the next Transmission lines Dielectric properties determine transmission lines geometries T Lines include vias to test and model high speed performance 4

Tests related to metallization Metallization resistivity Single level Van der Pauwn Line width control structure Interlevel connections Multi-level Van der Pauwn Daisy chains for reliability Electrical Long lines with Kelvin pads Cross-talk (parallel lines) Impedance (shorts and opens) Capacitive structures Measurements of metal and dielectric losses Matching design criteria given by rf theory and measurements 5

Optimizing resolution of photosensitive materials A special pattern is used to monitor optimal exposure and development Mask consist of squares with slowly increasing separation between them Optimum resolution is achieved when overlap between squares is minimum Overlap very sensitive to photolitho processing parameters focus, mask / wafer separation, development Performance evaluation accomplished with a simple visual inspection 6

Polymer thickness measurement Optical instrument best for measuring thick polymer layers Stylus instruments: Good for metals Inoperative with wet films Spectroscopic reflectance Newer instruments designed to work with thicker films Thickness mapping instruments are inexpensive and quick Need to obtain the index of refraction data n and k from UV to near IR Can estimate n and k if not given by manufacturer n and k may be different for wet and cured polymers Solvent affects the complex index of refraction 7

Optimal photolitho processing Processing positive acting material: overexposure increase overlap underexposure decrease overlap Negative acting material overexposure decrease overlap underexposure increase overlap 8

Pattern to evaluate photolitho resolution Useful with photosensitive materials or pattern etching Equal space and linewidth elements (equispace on the mask) Evaluate quantitatively the resolution following optimization of the exposure and development Positive and negative elements present in the pattern Simultaneous accurate reproduction of small dots and vias cannot be achieved Allow to determine and measure best compromise Optimization is a compromise between conflicting requirements Mask bias determined from measurements of the pattern after photolitho 9

Resolution target Elements are large enough to be able to pass a stylus profilometer Parallel lines can be used to evaluate planarisation capabilities of the dielectric 10

Equispaced lines Linewidth is incremented in steps Rounding of corners after processing Mask acts as a spatial low pass filter Check on focus or distortion caused by mask to wafer separation Reproduction fidelity Optimize exposure, mask separation, focal point as needed for best preservation of line / space width Very small and large geometries cannot be optimized simultaneously 11

Negative and positive elements Small blocks and small vias Difficult to optimize simultaneously Rounding of corners becomes obvious Optimize compromise between mask separation or projection focal point Development Concentration Agitation Wet etchant Reveals gas trapping problem Most often hydrogen, e.g. Al etch Wetting properties, agitation 12

Minimum resolvable linewidth Works equally well for positive or negative materials Tip of pointed lines disappear with loss of resolution Resolution readily determined by inspection 13

Electrical measurement of linewidth & space (metals) Van der Pauw cross: measures sheet resistivity Rs = π V ln 2 3 4 I 5 6 Straight conductor: linewidth Split conductor: Linewidth W W = W RsL I = 1 5 7 8 2 2 V W + S = RsL I = 1 1 5 2 3 2 V 7 8 2 3 Space S = W W 2 3 7 8 Pattern developed by Jet Prop. Labs NASA Tech Brief July 1987 Vol 11, #7 item 68 14

Step coverage Serpentine line Long conductors over topography Equispaced polymer lines to create topography Variations in topography line spacing reveals sensitivity of step coverage to topography Long serpentine line with no topography used as reference Measure serpentine line resistivity Resistivity tracks thickness and linewidth variations Thinning of metallization lines over steps Narrowing of lines due to photolitho over different planes Cracking from thermal excursions Record percent increase in resistivity: line over topography versus line on flat surface for each step height 15

Serpentine for step coverage Cause of linewidth variations in serpentine over topography: Differential in mask to metal separation between top and bottom of the ridges (aligner) Fixed focal point and short depth of focus ( inherent to physics of stepper) 16

Daisy chains Test vias between two or more metallization levels Test sensitivity of process to random faults in via contacts Should have probing pads at regular intervals to allow isolation of faults location Can include Van der Pauw pad structures to verify single via resistivity if needed L.J. Van der Pauw, Philips Technical Review, vol. 26, #8, p. 220 (1958) 17

Planarization Degree of planarization DOP = 1 - hs/hm Thickness dependant Linewidth and space dependant Need pattern with variable linewidth / space grating 18

Random defect test pattern Test dielectric integrity Pin holes detection Serpentine line over solid metal plane Test for faults in metal lines Use two orthogonal serpentine metallization Test for shorts Between top and bottom metallization levels Between lines in a loop Breaks in lines 19

Capacitors Area capacitance Parallel plate caps Need accurate thickness of polymer and metals Fringe capacitance Comb capacitors Can be used to measure surface leakage Cross-over capacitor Line to line capacitance coupling at cross-overs 20

Parallel plate capacitor C = εεο A/D Where: ε = Relative Dielectric Constant of Insulator εo = 8.854e-14 F/cm A = Area of Electrodes (cm2) D = Distance between Electrodes (cm) Measured value includes fringing capacitance (neglected above 21

Comb capacitor Moisture sensitive Basis for hygrometer Reveal moisture sensitivity Capacitor design ref.: J.C. Hurt, C.L. Mohr, A CAD design system for Hybrid circuits IEEE CHMT-3, 525 (1980) 22

Cross-over over capacitor Characterize cross-over parasitic capacitance between conductor lines Basically a parallel plate capacitor Fringe capacitance large relative to size 23

Triple track Test surface leakage of dielectric Biased line surrounded by grounded lines exposed to temperature and humidity (usually 85 RH - 85 ºC) Measure conductivity between line and ground Measure resistivity change of conductors Sensitive to surface contamination Water absorption in polymer Ionic migration of metallization Corrosion 24

Conclusion Specialized test patterns for polymer performance evaluation do: Saves testing time Reduces development and later manufacturing control costs Allow optimization of processes with minimum efforts Find the boundaries of processes Provides information not available from a working device mask set Provides real time monitoring of process and direct visual feedback Leads to solid design rules based on statistical data Gives realistic direct comparison of materials Independent of process details Evaluation done strictly on measurements 25