Berkeley. Two-Port Noise. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad. September 13, 2014

Similar documents
Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format

DATA SHEET. PRF957 UHF wideband transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Mar 01.

BFP193. NPN Silicon RF Transistor*

BFR93A. NPN Silicon RF Transistor. For low-noise, high-gain broadband amplifiers at collector currents from 2 ma to 30 ma

Type Marking Pin Configuration Package BFR92P GFs 1=B 2=E 3=C SOT23

BFP196W. NPN Silicon RF Transistor*

ESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR183W RHs 1=B 2=E 3=C SOT323

BFP193. NPN Silicon RF Transistor* For low noise, high-gain amplifiers up to 2 GHz For linear broadband amplifiers f T = 8 GHz, F = 1 db at 900 MHz

ESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR181 RFs 1=B 2=E 3=C SOT23

BFP196W. NPN Silicon RF Transistor*

Type Marking Pin Configuration Package BGA427 BMs 1, IN 2, GND 3, +V 4, Out SOT343. Maximum Ratings Parameter Symbol Value Unit Device current I D

****** bjt model parameters tnom= temp= *****

Charge-Storage Elements: Base-Charging Capacitance C b

Two-Port Noise Analysis

Symbolic SPICE TM Circuit Analyzer and Approximator

BIPOLAR JUNCTION TRANSISTOR MODELING

Outline. Thermal noise, noise power and noise temperature. Noise in RLC single-ports. Noise in diodes and photodiodes

DISCRETE SEMICONDUCTORS DATA SHEET. BFT93W PNP 4 GHz wideband transistor. Product specification Supersedes data of November 1992

Realization of Tunable Pole-Q Current-Mode OTA-C Universal Filter

SOT-23 Mark: 1A. = 25 C unless otherwise noted T A. Symbol Parameter Value Units

EE Power Gain and Amplifier Design 10/31/2017

Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002

Sophomore Physics Laboratory (PH005/105)

Guest Lectures for Dr. MacFarlane s EE3350

Scattering Parameters

Berkeley. The Smith Chart. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2017 by Ali M. Niknejad. September 14, 2017

Semiconductor Device Modeling and Characterization EE5342, Lecture 16 -Sp 2002

Lecture Notes for ECE 215: Digital Integrated Circuits

Lowpass L Matching Network Designer

Transistor Noise Lecture 10 High Speed Devices

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

Physical Noise Sources

General Purpose Transistors

RAPID growth in satellite-communications and mobile-communications

Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 1851

ANTENNAS and MICROWAVES ENGINEERING (650427)

Annexure-I. network acts as a buffer in matching the impedance of the plasma reactor to that of the RF

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Microwave Oscillators Design

Synthesis procedure for microwave resonant circuits.

figure shows a pnp transistor biased to operate in the active mode

CHAPTER.4: Transistor at low frequencies

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Berkeley. Matching Networks. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2016 by Ali M. Niknejad

resistance in the circuit. When voltage and current values are known, apply Ohm s law to determine circuit resistance. R = E/I ( )

OPERATIONAL AMPLIFIER APPLICATIONS

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

EECS 242: Amplifier Design Examples

Workshop WMB. Noise Modeling

Circuit Topologies & Analysis Techniques in HF ICs

Solutions to Problems in Chapter 6

Lecture 4, Noise. Noise and distortion

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Gain Bandwidth Limitations of Microwave Transistor

Lecture 14: Electrical Noise

The current source. The Active Current Source

Chapter 5. BJT AC Analysis

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

PSpice components for CAD

BJT Biasing Cont. & Small Signal Model

Impedance and Admittance Parameters

and Ee = E ; 0 they are separated by a dielectric material having u = io-s S/m, µ, = µ, 0

Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits

DISCRETE SEMICONDUCTORS DATA SHEET. BFQ19 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

TWO-PORT NETWORKS. Enhancing Your Career. Research is to see what everybody else has seen, and think what nobody has thought.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

TC 412 Microwave Communications. Lecture 6 Transmission lines problems and microstrip lines

Introduction to CMOS RF Integrated Circuits Design

Lecture 7: Transistors and Amplifiers

Case Study: Parallel Coupled- Line Combline Filter

Measurement of S-Parameters. Transfer of the Reference Plane. Power Waves. Graphic Representation of Waves in Circuits

Two Port Networks. Definition of 2-Port Network A two-port network is an electrical network with two separate ports for input and output

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Chapter 9 Frequency Response. PART C: High Frequency Response

55:041 Electronic Circuits The University of Iowa Fall Exam 2

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

Solutions to Problems in Chapter 5

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Homework Assignment 08

GHz 6-Bit Digital Phase Shifter

This section reviews the basic theory of accuracy enhancement for one-port networks.

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Microwave Circuit Design I

CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

EE105 Fall 2014 Microelectronic Devices and Circuits

Core Technology Group Application Note 3 AN-3

ECE 391 supplemental notes - #11. Adding a Lumped Series Element

Tutorial #4: Bias Point Analysis in Multisim

DISCRETE SEMICONDUCTORS DATA SHEET. BFS520 NPN 9 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14

On the Phase Noise and Noise Factor in Circuits and Systems - New Thoughts on an Old Subject

Microwave Network Analysis

Homework Assignment 11

Linear Phase-Noise Model

CS 436 HCI Technology Basic Electricity/Electronics Review

A two-port network is an electrical network with two separate ports

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

I. Frequency Response of Voltage Amplifiers

General Topology of a single stage microwave amplifier

Transcription:

Berkeley Two-Port Noise Prof. Ali M. U.C. Berkeley Copyright c 2014 by Ali M. September 13, 2014

Noise Figure Review Recall that the noise figure of a two-port is defined by F = P N s + P Na P Ns = 1 + P N a P Ns In the above equation P Ns is the noise due to the source resistance whereas P Na is the noise added to the signal by the amplifier. Since P Na 0 for any two-port, the noise figure F 1. A noiseless system has F = 1. For instance, a two-port consisting of ideal L s and C s (lossless) has an F = 1. If a matched two-port has loss, then the noise figure is equal to the loss. To see this, we use the following equivalent formulation F = P sig (P Ns + P Na ) P sig P Ns = P sig P Ns + P Na P Ns P sig = SNR i SNR o Thus we recall that F ( db) can also be interpreted as the decrease in SNR as a result of the two-port. Thus, for a constant noise floor (or equal system resistance) any reduction in the signal adds to the F db for db.

Noise Figure and Input/Output Reference P sig + P N,s + G P Na Noiseless Two-Port While the noise of a two-port originates from inside the two-port, it s convenient to pretend that the two-port is noiseless and to imagine that the noise is added to either the input or or output of the amplifier. The input referred noise is more commonly used. Also, the noise power is used in the above equations, not the noise voltage or current. From circuit theory, we can take any two-port and simplify it to a noiseless two-port with an input referred voltage and current. In general, the voltage and current are correlated. The total input noise can be derived from the definition of F F 1 = P Na P Ns P Na = P Ns (F 1)

Cascade Noise Figure G 1 G 2 G 3 F 1 F 2 F 3 If several amplifier stages or two-ports are connected in cascade, we wish to know the overall noise figure. We can use the concept of a noiseless two-port cascade and simply input refer all the noise sources. The noise from the second stage can be input refereed if the power gain is known and the stages are matched P Nia,2 = P N s (F 2 1) G 1 The noise from the k th stage can be similarly input referred P Nia,k = P N s (F k 1) G 1 G 2 G k 1

Cascade Noise Figure (cont) Therefore the total noise figure is given by F = F 1 + F 2 1 G 1 + F 3 1 G 1 G 2 + The above formula is very important as it highlights the importance of the first stage of the cascade. The overall noise figure of the cascade is bounded by the noise of the first stage whereas the noise figure of other stages is divided by the gain preceding the stage. The first stage amplifier, or the low noise amplifier (LNA), is thus one of the most important blocks in a microwave receiver. The noise of the first stage must be as low as possible and the gain as high as possible in order to reject the subsequent noise in the system, especially the mixer (which tends to have a high noise figure). Any attenuation before the LNA must be minimized (cables, mismatch, loss in filters, switches, and diplexers).

Noise Voltage/Current v 2 n I s Y s i 2 n Noiseless Two-Port Let s calculate the noise figure of a general two-port shown above. The total input current into the device is easily calculated by superposition i i = Y in i s + Y in 1 i n + v n Y in + Y s Y in + Y s Z in + Z s Here we have added noise currents and voltages as if they were deterministic signals. We need to exercise caution when computing the power entering the two by carefully considering the correlation among the sources. The above expression can be simplified by noting that 1 v n = Y in Y s v n Z in + Z s Y s + Y in

Input Noise Power The total noise current is thus given by i i = Y in Y in + Y s (i s + i n + Y s v n ) Now the total input RMS power is proportional to i 2 i R(Z in), and the ratio of powers can be written simply F = i 2 i i 2 i in=0,v n=0 = 1 + (i n + Y s v n ) 2 The last equality follows from the fact that the source noise is independent of the two-port noise. It s fruitful to now express the input current i n as a sum of two part, a part uncorrelated from v n called i u and a part that is correlated i c i n = i u + Y C v n The admittance Y C is called the correlation admittance. i 2 s

Two-Port Noise Figure (cont) With the above substitution, we have = 1 + (i u + (Y C + Y s )v n ) 2 But now by the fact that the numerator terms are independent by design i 2 s = 1 + i 2 u + Y C + Y s 2 v 2 n i 2 s Let v n = 4kTR n and i u = 4kTG n so that we can express the above in the following form F = 1 + G n G s + R n G s Y C + Y s 2 = 1 + G n G s + R n G s ((G C + G s ) 2 + (B C + B s ) 2 )

Noise Optimum Source Admittance For a power match we know that the optimum source impedance is given by Yin. But as we shall see, this is not necessarily the optimum source impedance if we wish to minimize the noise figure. The optimum is easily found by taking partials of F. In particular note that the minimum F as a function of B s is given by B C. In terms of G s F G s = G u G 2 s + R n G s 2(G C + G s ) (G C + G s ) 2 R n G 2 s = 0 The solution exists can be shown to correspond to a minima G s,opt = GC 2 + G u R n B s,opt = B C Note that in general Y S,opt Yin and thus the noise match does not correspond to the gain match, and thus a compromise is necessary to find the best performance.

F min The minimum achievable noise figure is given by F min = 1 + 2G C R n + 2 R n G u + (R n G C ) 2 Note that F min can be attained with a unique choice Y s,opt. With some algebraic manipulations, it can be shown that for any other source admittance F = F min + R n G s Y s Y s,opt 2 The noise figure increases proportional to the distance squared between the optimum source impedance and a given source impedance. The proportionality factor is a property of the transistor R n /G s. A transistor with a small R n is thus desirable. Also note that at a single frequency, the two-port noise property of a device is completely characterized by four numbers, Y s,opt, R n and F min.

Source Reflection Representation To plot the noise figure on the Smith Chart (to compare to gain circles), it s desirable to represent the noise in terms of the source reflection coefficient Y S Y opt 2 = 1 Γ S 1 Γ opt 2 1 + Γ S 1 + Γ opt Y0 2 = (1 Γ S )(1 + Γ opt ) (1 Γ opt )(1 + Γ S ) (1 + Γ S )(1 + Γ opt ) Simplifying the numerator, we have 2 Y0 2 = 4Y0 2 Γ opt Γ S 2 1 + Γ S 2 1 + Γ opt 2 G S = R(Y S ) = 1 2 (Y S + YS ) = 1 ( 1 2 Y ΓS 0 + 1 ) Γ S 1 + Γ S 1 + Γ S = 1 (1 Γ S )(1 + Γ S ) + (1 Γ S )(1 + Γ S) 1 Γ S 2 2 1 + Γ S 2 = Y 0 1 + Γ S 2

Transformed F min Equation With these substitutions, we have F = F min + 4R ny 0 Γ opt Γ S 2 (1 Γ S 2 ) 1 + Γ opt 2 Does this look like a circle? We will next show that for a fixed value of F, this is an equation for a circle in the Γ plane. Collect all terms that are constant for fixed F N = F F min 4R n Y 0 1 + Γ opt 2 With this definition, the equation simplifies to N = Γ S Γ opt 2 1 Γ S 2 N(1 Γ S 2 ) = (Γ S Γ opt )(Γ S Γ opt) N(1 Γ S 2 ) = Γ 2 S (Γ optγ S + Γ optγ S ) Γ 2 opt Γ S 2 (N + 1) (Γ opt Γ S + Γ optγ S ) Γ opt 2 N = 0

Noise Circles Completing the square... Γ S 2 1 N + 1 (Γ optγ S +Γ optγ S )+ Γ opt 2 (N + 1) 2 = Γ opt 2 + N N + 1 Γ S Γ opt N(N + 1 N + 1 = Γopt 2 ) N + 1 The noise circles are centered at Γ opt /(N + 1) with radius given by the right hand side. Note that, as expected, the optimum noise figure is a point centered at Γ opt with radius zero (N = 0). + Γ opt 2 (N + 1) 2

BJT Amplifier Example S-PARAMETERS S_Param SP1 Start=1 GHz Stop=100 GHz Term Step= Term2 Num=2 Z=50 Ohm Term Term1 C Num=1 C3 Z=50 C=200 OhmpF C C2 C=200 pf I_Probe L I_Probe1 L2 L=50 nh R= BJT_NPN BJT1 Model=BJTM1 Area= L Region= L1 Temp= L=50 nh Trise= R= Mode=nonlinear I_DC SRC1 Idc=1 ma V_DC SRC2 Vdc=3.3 V C C1 BJT_NPN C=200 pf BJT2 Model=BJTM1 Area= Region= Temp= Trise= Mode=nonlinear DC DC1 DC BJT_Model BJTM1 NPN=yes PNP=no Is=30e-18 Bf=150 Nf= Vaf=11 Ikf= Ise= C2= Ne= Br=5 Nr= Var=7 Ikr= Ke= Kc= Isc= C4= Nc= Cbo= Gbo= Vbo= Rb=25 Irb= Rbm= Re=.5 Rc=8 Rcv= Rcm= Dope= Cex= Cco= Imax= Imelt= Cje=50e-15 Vje=.8 Mje=.4 Cjc=70e-15 Vjc=.55 Mjc=.33 Xcjc= Cjs=80e-15 Vjs=.55 Mjs=.33 Fc= Xtf= Tf=2 psec Vtf= Itf= Ptf= Tr=100e-12 Kf= Af= Kb= Ab= Fb= Rbnoi= Iss= Ns= Nk= Ffe= Later a RbM o Appro Tno m Trise = Eg= Xtb= Xti= AllPa GaCircle StabFact MaxGain NsCircle A BJT device in common emitter configuration is shown above. The simulation setup will calculate the S parameters, noise figure, and available gain circles.

MSG/NF min MaxG ain1 m6 freq= 5.012GHz MaxGain1=15.720 30 20 10 0-10 m6 m3 m4 freq= 10.47GHz freq= 30.20GHz MaxGain1=12.526 MaxGain1=0.178 m3 m4-20 25 1E9 1E10 1E1 1 freq, Hz 20 nf(1) NF min 15 10 5 m5 m5 freq= 5.012GHz NFmin=1.251 0 0 20 40 60 80 100 freq, GHz

Noise/Gain Circles NsC ircle1 G ac ircle1 m1 m1 indep(m1)= 172 GaCircle1=0.444 / 12.402 gain=15.000000 impedance = Z0 * (2.433 + j0.578) m2 indep(m2)= 25 NsCircle1=0.442 / 13.936 ns figure=1.500000 impedance = Z0 * (2.383 + j0.630) cir_pts (0.000 to 201.000) cir_pts (0.000 to 51.000) A plot of the maximum stable gain (MSG), NF 50 Ω, and NF min is shown above.

Noise/Gain Circles Note the f max is around 30GHz with about 15.7dB stable gain at 5GHz. The minimum achievable noise figure is about 1.25dB but the 50 Ω noise figure is considerably higher. What is the best achievable noise/gain trade-off? By plotting the available gain circles G A along with the noise figure circles, we can choose an appropriate point to achieve a reasonable trade-off. For instance, the G A = 15dB circle intersects the NF = 1.5dB circle when the source impedance is Z S = Z 0 (2.4 + j0.6).

Closing Thoughts If you have a discrete device, your only control knob is to vary the bias point, or perhaps explore circuit topologies that trade-off matching, gain, and noise. If you are designing an IC, you have an additional degree of freedom in choosing the device sizing and layout, all of which have a big impact on the noise performance. In fact, using this approach, you can strive to achieve simultaneous noise and gain matching.