A New Fully Controlled Single Phase PFC Buck Topology

Similar documents
, where. This is a highpass filter. The frequency response is the same as that for P.P.14.1 RC. Thus, the sketches of H and φ are shown below.

ELG4139: Op Amp-based Active Filters

CHAPTER 11. Solutions for Exercises. (b) An inverting amplifier has negative gain. Thus L

Modeling and Analysis of a High-Voltage DC-DC Converter with Vin/3-Voltage Stress on the Primary s Switches

CHAPTER 3 ANALYSIS OF KY BOOST CONVERTER

IGEE 401 Power Electronic Systems. Solution to Midterm Examination Fall 2004

The three major operations done on biological signals using Op-Amp:

Part III Lectures Field-Effect Transistors (FETs) and Circuits

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

Let s start from a first-order low pass filter we already discussed.

Waveshapping Circuits and Data Converters. Lesson #17 Comparators and Schmitt Triggers Section BME 373 Electronics II J.

Averaged Modeling of Non-ideal Boost Converter Operating in DCM

Design of Analog Integrated Circuits

Faculty of Engineering

EE 215A Fundamentals of Electrical Engineering Lecture Notes Operational Amplifiers (Op Amps) 8/6/01 Reviewed 10/04

Lesson 5. Thermomechanical Measurements for Energy Systems (MENR) Measurements for Mechanical Systems and Production (MMER)

ANALOG ELECTRONICS 1 DR NORLAILI MOHD NOH

Feedback Principle :-

Introduction to Electronic circuits.

FYSE400 ANALOG ELECTRONICS

A New Modeling Method and Controller Design for a DC DC Zeta Converter

A Central Control Strategy of Parallel Inverters in AC Microgrid

Published in: Proceedings of the 30th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2015

Improved Bridgeless Interleaved Boost PFC Rectifier with Optimized Magnetic Utilization and Reduced Sensing Noise

Improved Bridgeless Interleaved Boost PFC Rectifier with Optimized Magnetic Utilization and Reduced Sensing Noise

Energy & Work

Linear Amplifiers and OpAmps

CHAPTER 3 QUASI-RESONANT BUCK CONVERTER

ELG3336: Op Amp-based Active Filters

Bidirectional DC-DC Converter Using Modular Marx Power Switches and Series/Parallel Inductor for High-Voltage Applications

ME2142/ME2142E Feedback Control Systems. Modelling of Physical Systems The Transfer Function

EECE 301 Signals & Systems Prof. Mark Fowler

CHAPTER 3: FEEDBACK. Dr. Wan Mahani Hafizah binti Wan Mahmud

Novel current mode AC/AC converters with high frequency ac link *

Research Paper MODELING AND SIMULATION ANALYSIS OF SOLAR PV ENERGY SYSTEM WITH LUO CONVERTER USING STATE-SPACE AVERAGING TECHNIQUE

Circuit Theorems. Introduction

Chapter 7. Systems 7.1 INTRODUCTION 7.2 MATHEMATICAL MODELING OF LIQUID LEVEL SYSTEMS. Steady State Flow. A. Bazoune

Week 11: Differential Amplifiers

SIMULATION OF THREE PHASE THREE LEG TRANSFORMER BEHAVIOR UNDER DIFFERENT VOLTAGE SAG TYPES

CIRCUIT ANALYSIS II Chapter 1 Sinusoidal Alternating Waveforms and Phasor Concept. Sinusoidal Alternating Waveforms and

Root Locus Techniques

Voltage Sag and Swell Mitigation Using Matrix Converter with Reduced Number of Switches

Electric and magnetic field sensor and integrator equations

Lecture 13 - Boost DC-DC Converters. Step-Up or Boost converters deliver DC power from a lower voltage DC level (V d ) to a higher load voltage V o.

Ch5 Appendix Q-factor and Smith Chart Matching

EE 204 Lecture 25 More Examples on Power Factor and the Reactive Power

The Operational Amplifier and Application

Small signal analysis

Double-Boost DC to DC Converter

Comparison between Back-to-Back and Matrix Converters Based on Thermal Stress of the Switches

Is current gain generally significant in FET amplifiers? Why or why not? Substitute each capacitor with a

Module B3. VLoad = = V S V LN

The two main types of FETs are the junction field effect transistor (JFET) and the metal oxide field effect transistor (MOSFET).

Wp/Lmin. Wn/Lmin 2.5V

Chapter 9. Design via Root Locus

55:041 Electronic Circuits

PHYSICS 536 Experiment 12: Applications of the Golden Rules for Negative Feedback

Grumman F-14 Tomcat Control Design BY: Chike Uduku

Performance Evaluation and Control Technique of Large Ratio DC-DC Converter

Problem 1. Refracting Surface (Modified from Pedrotti 2-2)

Bidirectional DC-DC Converter Using Modular Marx Power Switches and Series/Parallel Inductor for High-Voltage Applications

RAMIFICATIONS of POSITION SERVO LOOP COMPENSATION

Nonlinear Control Technique for three-phase boost AC/DC Power Converter Kaletsanos Ath., Xepapas F., Xepapas S., Manias S.N.

Problem Free Expansion of Ideal Gas

ECE-320: Linear Control Systems Homework 1. 1) For the following transfer functions, determine both the impulse response and the unit step response.

Bipolar-Junction (BJT) transistors

Transfer Characteristic

CURRENT FEEDBACK AMPLIFIERs

Exercises for Frequency Response. ECE 102, Winter 2011, F. Najmabadi

OPTIMAL CONTROL FOR THREE-PHASE POWER CONVERTERS SVPWM BASED ON LINEAR QUADRATIC REGULATOR

Circuits Op-Amp. Interaction of Circuit Elements. Quick Check How does closing the switch affect V o and I o?

Nonisothermal Chemical Reactors

Design of Nonlinear Controller and Analysis of Nonlinear Phenomena in Non-Minimum Phase DC-DC Switched Mode Converter

Chapter 9 Compressible Flow 667

728. Mechanical and electrical elements in reduction of vibrations

FEEDBACK AMPLIFIERS. v i or v s v 0

Solution to HW14 Fall-2002

I = α I I. Bipolar Junction Transistors (BJTs) 2.15 The Emitter-Coupled Pair. By using KVL: V

Chapter II Circuit Analysis Fundamentals

Digital Current Sensorless Control for Dual-Boost Half-Bridge PFC Converter with Natural Capacitor Voltage Balancing

Electrical Circuits II (ECE233b)

Energy Storage Elements: Capacitors and Inductors

Problem #1. Known: All required parameters. Schematic: Find: Depth of freezing as function of time. Strategy:

EE 221 Practice Problems for the Final Exam

Scattering of two identical particles in the center-of. of-mass frame. (b)

T-model: - + v o. v i. i o. v e. R i

Chapter 3. Electric Flux Density, Gauss s Law and Divergence

Chapter 11. Supplemental Text Material. The method of steepest ascent can be derived as follows. Suppose that we have fit a firstorder

RELIABILITY OF REPAIRABLE k out of n: F SYSTEM HAVING DISCRETE REPAIR AND FAILURE TIMES DISTRIBUTIONS

Distributed Control for the Parallel DC Linked Modular Shunt Active Power Filters under Distorted Utility Voltage Condition

Chapter 8. Root Locus Techniques

Microelectronic Circuits II. Ch 8 : Frequency Response

APPLICATIONS OF RELIABILITY ANALYSIS TO POWER ELECTRONICS SYSTEMS

Comparison of the DC/DC-Converters for Fuel Cell Applications

Generation, Performance Evaluation and Control Design of Single-phase Buck-boost Differential-mode Current Source Inverters

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Diodes Waveform shaping Circuits. Sedra & Smith (6 th Ed): Sec. 4.5 & 4.6 Sedra & Smith (5 th Ed): Sec. 3.5 & 3.6

University of Southern California School Of Engineering Department Of Electrical Engineering

Boise State University Department of Electrical and Computer Engineering ECE 212L Circuit Analysis and Design Lab

III. Operational Amplifiers

Transcription:

New Fully ntrlled Sngle Phae PF Buck Tplgy. FENÃ PIES * J. FENN SI entr de utmátca da Unerdade Técnca de ba Prtugal * Ecla Superr de Tecnlga de Setúbal Inttut Pltécnc de Setúbal Prtugal epartament de Engenhara Electrtécnca e de mputadre Secçã de Máquna Eléctrca e Electrónca de Ptênca Inttut Superr Técnc ba Prtugal Phne (5) 65-79 Fax (5) 65-7869 E-Mal: pre@et.p.pt Phne (5) 65-79 Fax (5) 65-7869 E-Mal:ernand@ala.t.utl.pt btract - new ully cntrlled ngle-phae pwer-actrcrrectr (PF) buck tplgy preented. Th new tplgy ha eeral adantage er the clacal ully cntrlled nglephae PF buck tplgy. The wde rangng utput ne the man adantage nce the utput ltage can be dubled. nther adantage the hgher ecency th cnerter. The cntrl tratege r the utput dc ltage and nput ac current are al preented and dcued. T achee nudal nput current and hgh pwer actr a ldng mde cntrl the nput current prped. Prprtnal Integral (PI) cntrller adpted t regulate the utput ltage the cnerter. I. INTUTIN Pwer Factr rrectr tplge hae been ued a ac-dc pwer cnerter ntead dde r thyrtr recter. Wth th new tplge t pble t aty the requrement IEEE 59 and IE 6 tandard n the qualty the upply current waerm the ac-dc cnerter. Thee tandard recgnze the need r hgh qualty ngle and three-phae recter wth nput lne current preentng lw harmnc cntent and behang a hgh pwer actr lad. mng the eeral PF tplge the bt wtch-mde recter ha been the dmnant degn [] [] []. Th ltage-urce ac-dc cnerter baed n the tep-up peratn rm the upply ltage t the utput ltage that utput ltage lwer than the upply ltage peak cannt be btaned. Unlke the bt type the buck type ac-dc cnerter ha tep-dwn charactertc nce the utput ltage the recter lwer than the peak the nput ac ltage [] [5] [6]. It al prde lmtatn capablty nruh and dc-hrt-crcut current. Hweer the recter utput ltage lwer than the peak the nput ac ltage and there hgh number pwer emcnductr n the man path the current. Therere t extend the utput ltage range a new tplgy [7] ha been preented. Hweer th tplgy equalent t the ngle wtch buck tplgy [] [5]. nequently the qualty the nput lne current th tplgy t nt equalent t the ur-wtch buck cnerter [6]. In th paper a new tplgy wth a hgh qualty nput current and an extended ltage range prped. reduced number pwer emcnductr n the man path the current are al ne the man charactertc th tplgy. Therere th new buck tplgy can upply ltage up t the duble the peak ltage the nput urce. T cntrl the nput lne current a ldng mde apprach ued. utput ltage regulatn made ung a Prprtnal Integral (PI) cntrller. II. NETE TPGIES Fg. hw the clacal ully cntrlled ngle-phae PF buck tplgy ued t btan hgh pwer actr and nudal urce current. Th cnerter requre an lter ur wtche wth bplar ltage blckng capablty a reactr n the lnk and an utput capactr. Snce the wtche mut hae bplar ltage blckng capablty dece uch a punch-thrugh IGBT r MSFET need adnal ere dde ncurrng n greater cnductn l. Th cnerter ha tep-dwn charactertc nce the utput ltage the recter lwer than the peak the nput ac ltage. T btan an extended ltage range and reduce the number wtche n the man path the nput current the tplgy preented n Fg. prped. Therere th new ully cntrlled ngle-phae PF buck tplgy allw ncreang the ecency and utput ltage range. Th cnerter requre an lter ur wtche wth bplar ltage blckng capablty tw reactr wth magnetc cuplng n the lnk and tw utput capactr. Gen the charactertc the prped tplgy t can be named Hal-brdge ully cntrlled duble-buck PWM recter. S rec IGBT IGBT IGBT IGBT Fg.. PF ully cntrlled buck recter.

rec IGBT IGBT rec IGBT IGBT S IGBT IGBT S IGBT IGBT Fg.. Prped ully cntrlled duble-buck recter. III. PETIN F THE PPSE ETIFIE The llwng peratn tage the prped duble-buck recter n the pte hal cycle the urce ltage are decrbed. t Stage (Fg. ): Swtch S turned n and nductr tre energy uppled by the ac urce ltage. Therere the current n nductr wll ncreae and th current greater than current n nductr the ltage n capactr wll decreae and current n nductr wll ncreae. Fg.. Secnd tage. t Stage (Fg. 5): The ltage n capactr equal the ltage n capactr. Hal the tred energy n nductr tranerred t nductr and t capactr and trugh wtche S and S. The ltage n capactr wll ncreae and current n nductr wll decreae. S rec IGBT IGBT IGBT IGBT Fg. 5. Thrd tage. S rec IGBT IGBT IGBT IGBT t Stage (Fg. 6): Swtch S turned n and the tred energy n nductr tranerred t capactr. S the ltage n capactr wll ncreae and current n nductr wll decreae. Fg.. Frt tage. t Stage (Fg. ): Swtch S turned and wtche S and S are turned n. The energy tred n nductr tranerred t nductr and t the capactr trugh wtch S. The ltage n capactr wll ncreae and current n nductr wll decreae. S rec IGBT IGBT IGBT IGBT Fg. 6. Furth tage.

I. MEING THE NEW NETE The theretcally tudy the ttal crcut behar can be made rm the analy the derent peratn mde. The derental equatn r all the peratng mde can be deduced rm the repecte peratng crcut. T btan utable theretcal expren let u aume zer le n the nductr capactr and pwer emcnductr and a perect magnetc cuplng between the dc nductr. Therere rm the analy the ur peratn mde (ung the dplayed tate arable) a mpled tate-pace mdel the recter can be btaned: d d d β γ β γ β d d () Where the tate the wtche are repreented by the tme dependent arable k k {} dened a: Swtch n Swtch () Swtch n Swtch () Swtch n Swtch () Swtch n Swtch (5) The tme dependent arable k and k k {} are dened a: (6) (7) γ (8) γ (9) The arable β depend n the alue the lux and n the capactr ltage: β () The utput nductr current and can be calculated a: ()

[( ) ( ) ] [( ) ( ) ] ( ) ( ) ( ) ( ) [( ) ( [( ) ( ) ( ) ( ) ] I. NT SYSTEM () T cntrl the prped tplgy a cacade cntrl tructure cmped by an nner current lp and an external ltage lp wll be ued. Fr the nner current lp a ldng mde cntrl the nput lne current prped whch partcularly nteretng due t t knwn charactertc rbutne ytem rder reductn [78] and apprpratene t the n- behar pwer wtche. The external ltage lp cntrl the ampltude the current reerence the current cntrller. Therere t cntrl the utput ltage the prped recter a Prprtnal Integral (PI) cntrller degned. T degn the prped ldng mde current cntrller the nput lne current the cntrlled utput. Therere accrdng the cntrllablty canncal rm the ldng urace enurng the rbutne the cled lp ytem [78] : r S ( e e ) ( ) k ( θ θ ) θ re re () β ε Fg. 7. Three leel hteretc cmparatr. T btan the parameter r the ltage cntrller we aume that the nner lp ldng mde current cntrller enrce re behang lke a current cntrlled delayed current urce (th true nce the current mut exhbt a ater dynamc cmpared wth the dynamc ). Therere a qua rt rder lnear mdel the recter can be btaned a preented n (5). d ( ) - re S (5) lnear PI regulatr amplng the errr between the utput ltage reerence and the actual utput can be degned t prde the reerence alue r the current re nce there a drect relatnhp between the current and. Therere eq. (6) and (7) ge the re parameter the PI cntrller n whch t d the mall delay the current urce and ζ the requred dampng actr the reultng ª rder ytem. K P (6) ζ t d S ( e e ) ( ) θ re k k d re ( ) () K I (7) ζ t d where k the parameter related t the tme cntant the dered rt rder repne nput urce current (k). The wtchng trategy mplementatn accmplhed wth a three leel hyteretc cmparatr. The equalent hyter are ε and n rder t lmt the maxmum wtchng requency (Fg. 7).. SIMUTE ESUTS In rder t ery the prped recter mulatn reult are preented ung the parameter reprted n Table I.

TBE I NETE HTEISTIS max Fg. hw a reult the nductr current ( ) where we can ee the dcntnuty mde peratn th current. Th explaned by the magnetc cuplng between the nductr (Fg. and ). 5 5 mh mh 5 Ω µ F mf Fg. 8 hw a mulatn reult the nput ltage and lne current and t pble t cnrm that the prped recter prde almt nudal nput current and hgh pwer actr. The nput urce current dmnated by the man requency nud and the wtchng requency cmpnent are greatly attenuated. Fg. 9 hw a reult the recter nput current rec that cntrlled by the ur wtche. Th gure hw that the recter ully cntrlled nce n each hal cycle the nput current rec can be pte r negate. urrent [] 5-5 - -5.6.65.7.75.8.85.9.95. Tme [] Fg.. nductr current (). 6 5 ltage [*]; urrent [] - - urrent [] 5-6 -5.6.65.7.75.8.85.9.95. Tme [] - 5 Fg. 8. - Input urce ltage( ) - Input lne current ( ). -5.99.99.99.995.996.997.998.999. Tme [] Fg.. nductr current ( - and - ). urrent [] 5-5 - -5.6.65.7.75.8.85.9.95. Tme [] Fg. and hw a mulatn reult the PI cntrller t a reductn the MS nput ltage. Th reult hw that t pble t achee a ucently at ltage regulatn. Therere t pble t cnclude that the PI cntrller wth the parameter preented n eq. (6) and (7) adequate t be ued n th new tplgy a t preent gd teady tate and dynamc repne. Fg. 9. ecter nput current ( rec ).

ltage [] 5 5-5 ltage lp a prprtnal ntegral cntrller ha been dered. The degn the current and ltage cntrller parameter ha been dened t btan a hgh pwer actr wth gd utput ltage regulatn. Smulatn reult hwn the nu waehaped upply current leadng t near unty pwer actr and at utput ltage tranent repne. Therere th cnerter utable r ytem that requre gd qualty ac current and wdely cntrllable utput ltage. - -5 -..6.8...6 Tme [] Fg.. Input urce ltage( ). KNWEGMENT Th wrk upprted by FT PSI/FEE cntract n. PTI / 999 / ESE / 68. ltage [] 9 8 7 6 5..6.8...6 Tme [] Fg.. ecter utput ltage( ).. NUSINS In th paper a new ully cntrlled ngle phae PF Buck tplgy ha been prped. ne the man adantage er the knwn ngle phae PF Buck tplge the wde rangng utput ltage. In the knwn tplge the utput ltage lwer than the peak the nput ac ltage. Hweer r the prped tplgy the utput ltage lwer than the duble the peak the nput ac ltage. nther man adantage th new tplgy the hgher ecency th cnerter. The peratn prncple the prped tplgy wa al preented. T tudy and analyze th new recter a tate pace mdel ha been deelped. T cntrl the prped recter a at and lw manld apprach leadng t a cacaded cntrller wa cndered. Fr the nner current lp a ldng-mde rbut cntrller ha been degned. Fr the external EFEENES [] N. Mhan T. M. Undeland. J. Ferrar Snudal lne current rectcatn wth a khz B-SIT tep up cnerter IEEE Pwer Electrnc Specalt nerence June 98 pp 9-98. [] J.T.By.W.Green urrent-rced ngle-phae reerble recter IEE Prceedng-B l. 6 n. 5 pp. 7- September 989. [] Jhn.Salmn Technque r Mnmzng the Input urrent trtn urrent-ntrlled Sngle-Phae Bt ecter IEEE Tranactn n Pwer Electrnc l. 8 n. pp. 59-5 ctber 99. [] Haht End Takah Yamahta Thyuk Sugura Hgh- Pwer-Factr Buck nerter IEEE Pwer Electrnc Specalt nerence (PES 9) pp 7-76 pp. 68-7 June 99. [5] Fabana P. Suza I Barb Unty Pwer Factr Buck Pre- egulatr wth Feedward the utput Inductr urrent PE 99 pp. -5 March 999. [6] ameh rugant Mrth Palanapan Inductr ltage ntrlled arable Pwer Factr Buck Type ac-dc nerter IEEE Pwer Electrnc Specalt nerence (PES 96) pp -7 June 996. [7]. Fernã Pre J. Fernand Sla Sngle-Phae Unty Pwer- Factr uble Buck ecter: Tplgy peratn and ntrl IEEE Pwer Electrnc Specalt nerence (PES 9) pp 7-76 pp. 68-7 June 99. [8] Ga W. Hung J. arable tructure cntrl nnlnear ytem: a new apprach IEEE Tranactn n Indutral Electrnc l. n. pp. 5-99. [9] Gre. Bch P er H. Mult-nput arable tructure cntrller r electrnc cnerter EPE nerence September 99 pp -5. [] Ga W. Hung J. arable tructure cntrl: Surey IEEE Tranactn n Indutral Electrnc l. n. pp. - February 99. [] J. Fernand Sla Sldng Mde ntrl egn re and egulatn Electrnc r Pwer nerter Specal Iue n Pwer Electrnc Jurnal n rcut Sytem and mputer l. 5 n pp. 55-7 September 995.