CSE140L: Components and Design Techniques for Digital Systems Lab. Power Consumption in Digital Circuits. Pietro Mercati

Similar documents
CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Instructor: Mohsen Imani. Slides from Tajana Simunic Rosing

Power Dissipation. Where Does Power Go in CMOS?

Introduction to CMOS VLSI Design (E158) Lecture 20: Low Power Design

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements

Where Does Power Go in CMOS?

Dynamic operation 20

Lecture 2: CMOS technology. Energy-aware computing

EECS 427 Lecture 11: Power and Energy Reading: EECS 427 F09 Lecture Reminders

EE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

Topic 4. The CMOS Inverter

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

THE INVERTER. Inverter

Low Power CMOS Dr. Lynn Fuller Webpage:

Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

EE115C Digital Electronic Circuits Homework #4

MODULE III PHYSICAL DESIGN ISSUES

Integrated Circuits & Systems

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

CIS 371 Computer Organization and Design

ECE321 Electronics I

Lecture 8-1. Low Power Design

Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8

EE141Microelettronica. CMOS Logic

EE241 - Spring 2001 Advanced Digital Integrated Circuits

MOS Transistor Theory

Announcements. EE141- Spring 2003 Lecture 8. Power Inverter Chain

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 4: CMOS review & Dynamic Logic

ASIC FPGA Chip hip Design Pow Po e w r e Di ssipation ssipa Mahdi Shabany

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 7 Circuit Delay, Area and Power

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

Lecture 16: Circuit Pitfalls

Lecture 21: Packaging, Power, & Clock

Answers. Name: Grade: Q1 Q2 Q3 Q4 Total mean: 83, stdev: 14. ESE370 Fall 2017

Digital Integrated Circuits A Design Perspective

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

The Physical Structure (NMOS)

CSE493/593. Designing for Low Power

CMOS Transistors, Gates, and Wires

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic

L16: Power Dissipation in Digital Systems. L16: Spring 2007 Introductory Digital Systems Laboratory

Lecture 14 - Digital Circuits (III) CMOS. April 1, 2003

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Physics Investigation 10 Teacher Manual

Digital Electronics Part II - Circuits

Delay and Power Estimation

Name: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

1 cover it in more detail right away, 2 indicate when it will be covered in detail, or. 3 invite you to office hours.

EECS 141: FALL 05 MIDTERM 1

DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Sciences

High-to-Low Propagation Delay t PHL

EECS150 - Digital Design Lecture 22 Power Consumption in CMOS. Announcements

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

EECS 151/251A Homework 5

Amdahl's Law. Execution time new = ((1 f) + f/s) Execution time. S. Then:

Charge The most basic quantity in an electric circuit is the electric charge. Charge is an electrical property of the atomic particles of which matter

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

E40M Review - Part 1

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

ECE 546 Lecture 10 MOS Transistors

Lecture 12: Energy and Power. James C. Hoe Department of ECE Carnegie Mellon University

University of Toronto. Final Exam

EECS 312: Digital Integrated Circuits Midterm Exam 2 December 2010

EEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Lecture 23. CMOS Logic Gates and Digital VLSI I

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI Design I; A. Milenkovic 1

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Digital Integrated Circuits A Design Perspective

CMPEN 411 VLSI Digital Circuits Spring Lecture 14: Designing for Low Power

MOS Transistor I-V Characteristics and Parasitics

Dynamic Combinational Circuits. Dynamic Logic

Integrated Circuits & Systems

Chapter 18 Electric Currents

Dynamic Combinational Circuits. Dynamic Logic

Lecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29]

ENERGY AND TIME CONSTANTS IN RC CIRCUITS By: Iwana Loveu Student No Lab Section: 0003 Date: February 8, 2004

Physics 7B-1 (A/B) Professor Cebra. Winter 2010 Lecture 2. Simple Circuits. Slide 1 of 20

Physics for Scientists & Engineers 2

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Performance Metrics & Architectural Adaptivity. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So

Digital Integrated Circuits 2nd Inverter

Delay and Energy Consumption Analysis of Conventional SRAM

Semiconductor Physics fall 2012 problems

Static CMOS Circuits. Example 1

COMBINATIONAL LOGIC. Combinational Logic

Transcription:

CSE140L: Components and Design Techniques for Digital Systems Lab Power Consumption in Digital Circuits Pietro Mercati 1

About the final Friday 09/02 at 11.30am in WLH2204 ~2hrs exam including (but not limited to): - True/False questions - Multiple choice questions - Code analysis - Code writing What to expect: - Questions on the topics explained in class - Questions on the topics of your homeworks, including the general questions sections 2

Design space of digital circuits When designing circuits, we want to achieve a desired functionality while looking for tradeoffs between the following: - Performance (e.g. timing, delay, clock frequency) - Power consumption Power Slow, power hungry Slow, low power Fast, power hungry Fast, low power Power and performance are closely related. In general, you cannot decrease one without increasing the other Performance Your design might have a number of additional constraints: - Area - Accuracy 3

What is power? In physics: Power is the rate of doing work (i.e. the rate of consuming Energy) P = E t Units of measure: - Power: Watt - Energy: Joule 1 Watt = 1 Joule / 1 second Power is a function of time, energy is not! P(t) Energy consumed in a time interval [t 0, t 1 ]: t 0 t 1 time t 1P E = න t dt t 0 4

Power consumption of circuits The definition of work done per unit time is still valid We need to investigate more into details what the work done is in electrical circuits Work done = E = V Q V = voltage Q = charge P = work done per unit time = E t = VQ t = V I Example: Resistor V I Conservation of energy: energy cannot be created or destroyed, but can be altered from one form to another Electrical energy dissipated on a resistor turns into heat 5

There is power consumed every time there is a current flowing (I) subject to a difference of electric potential (V). Remember: - Transistors have an intrinsic resistance - We model the output connection of gates with a load capacitance Example: CMOS inverter When is that the inverter is consuming electric power? - When the output is changing its values (and transistors are switching) - Also, when transistor are OFF, they are still leaking some current Where is this power going to? - Dissipated as heat - Spent for charging the load capacitor 6

Power consumption Power dissipation in CMOS circuits comes from two components: Dynamic Power Takes place when transistors are switching Charging and discharging (switching) of the load capacitance Short-Circuit current while both pmos and nmos networks are partially ON Static Power Given by leakage currents Subtreshold conduction Tunneling current Leakage through reverse biased diodes 7

Dynamic power Dynamic power can be modeled by a relatively simple mathematical model: V: Operating voltage of the circuit P dynamic = A C V 2 f f: Operating frequency (i.e. clock) of the circuit C: Capacitance - Equivalent capacitance of the circuit - Once the circuit is built, this is a fixed property of the circuit - It is a function of number and dimension of wires and transistors A: Activity factor - It is a term that accounts for how much the transistors are switching - It is a property of the workload of the circuit (for example, the application you are executing on your computer) 8

Static power Static power can be expressed by the product of voltage times leakage current: P static = V I leakage - The leakage current I leakage is a rather complicated term, which is itself the sum of different contributions (depending on the physical origin of the leak). - Subthreshold leakage - Gate leakage - Junction leakage - Contention current - Such contributions have much more complicated equations, which depend on many technological and physical parameters of transistors 9

Problems related to power consumption - Data centers: - Electricity bill $$$ - Mobile devices: - Battery - Common problem: Higher temperature - Temperature increases linearly with power. - Data centers: fans, cooling systems, AC even higher electricity bill! - Mobiles: Overheating, discomfort for the user, risk of damaging the device. - Higher temperature higher static power consumption! 10

How to reduce dynamic power consumption? Dynamic power reduction: P dynamic = A C V 2 f Decrease activity factor Selective clock gating Drawback: if the system transitions rapidly from an idle mode to a fully active mode a large di/dt spike will occur Decrease switching capacitance Small transistors Careful floor planning to reduce interconnect Decrease power supply Adjust voltage depending on the operating mode Decrease operating frequency Modern OS and processors support Dynamic Voltage Frequency Scaling (DVFS) 11

Example 1: GPU, power and FPS Your operating system can control the operating frequency and voltage of your GPU while playing 3D games. This would also impact the quality of the game, referred to as Frames per Second (FPS). For the game to be playable, the FPS should be at least 60. Assume that FPS increases linearly with frequency: FPS = b f Where b = 0.5 1.15 Voltage [V] Assume the GPU has a range of frequency 100 300 Mhz, and can switch only between fixed Voltage-frequency pairs 1.1 1.05 1 0.95 0.9 0.85 0.8 50 100 150 200 250 300 350 Frequency [MHz] 12

Example 1: GPU, power and FPS 1.15 Voltage [V] FPS target = b f target 1.1 1.05 f target = FPS target b = 60 0.5 = 120Mhz 1 0.95 0.9 0.85 f selected = 150MHz V selected = 0.95V 0.8 50 100 150 200 250 300 350 Frequency [MHz] FPS = b f selected = 75 > FSP target Assuming that A = 0.8, C = 120pF, and that the static power is constant and equal to 5W, calculate the total power consumption P dynamic = ACV 2 f = 0.8 120 10 9 0.95 2 150 10 6 13W P total = P dynamic + P static = 13W + 5W = 18W 13

Example 2: Smartphone under the sun If your phone is under the sun, the temperature of the processor is 70 C. When it is under the shade, the temperature is 40 C. Assume that the static power is described by: P static = a e bt Where a = 1 W and b = 1 50 1 C Assuming that the battery has 2000J of residual capacity, how long do you increase the battery lifetime by keeping it on the shade? (assume that the dynamic power is zero and that the power consumption of other components is negligible) E t 40 C = P static (40 C) = 2000J 900 s 2.22W E t 70 C = P static (70 C) 500s 14

Summary (i.e. what to remember for the final) - Power consumption of digital circuits has two main components: - Dynamic power - Static Power - Dynamic power is expressed as P dyn = ACV 2 f - Static power is expressed as P static = VI leakage - Static power increases exponentially with temperature 15

SEELAB: System Energy Efficiency Lab Head of the Lab: Professor Tajana Simunic Rosing Smart Cities, Smart Grids, Internet of Things Data Centers and High Performance Computing Mobile Devices Check out the website: http://seelab.ucsd.edu/index.shtml 16