+ V gate M O. Trend: As k, E g. Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials. Bandgap versus Dielectric Constant (k) k k

Similar documents
High Dielectric Constant (k) Materials

Part 5: Quantum Effects in MOS Devices

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Challenges and Opportunities. Prof. J. Raynien Kwo 年

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

EECS130 Integrated Circuit Devices

Gate Carrier Injection and NC-Non- Volatile Memories

MENA9510 characterization course: Capacitance-voltage (CV) measurements

Multiple Gate CMOS and Beyond

Courtesy of S. Salahuddin (UC Berkeley) Lecture 4

Control of Flat Band Voltage by Partial Incorporation of La 2 O 3 or Sc 2 O 3 into HfO 2 in Metal/HfO 2 /SiO 2 /Si MOS Capacitors

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented.

Optimization of the Dielectric Constant of a Blocking Dielectric in the Nonvolatile Memory Based on Silicon Nitride

Journal of Electron Devices, Vol. 18, 2013, pp JED [ISSN: ]

Threshold voltage shift of heteronanocrystal floating gate flash memory

ENERGY BAND diagrams have long been employed to

Electrical and Reliability Characteristics of RRAM for Cross-point Memory Applications. Hyunsang Hwang

Application of High-κ Gate Dielectrics and Metal Gate Electrodes to enable Silicon and Non-Silicon Logic Nanotechnology

CS 152 Computer Architecture and Engineering

Enhanced Mobility CMOS

EE130: Integrated Circuit Devices

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

Defects in Semiconductors

VSP A gate stack analyzer

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET

Characteristics Optimization of Sub-10 nm Double Gate Transistors

Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

ECE-305: Fall 2017 Metal Oxide Semiconductor Devices

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Lecture 12: MOS Capacitors, transistors. Context

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Lecture 6: 2D FET Electrostatics

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

Nanometer Transistors and Their Models. Jan M. Rabaey

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Semiconductor Integrated Process Design (MS 635)

Reliability and Instability of GaN MIS-HEMTs for Power Electronics

EE410 vs. Advanced CMOS Structures

Lecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes

How a single defect can affect silicon nano-devices. Ted Thorbeck

Classification of Solids

ALD high-k and higher-k integration on GaAs

Prospects for Ge MOSFETs

Capacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration

Integrated Circuits & Systems

CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS

Choice of V t and Gate Doping Type

Frequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric

Solid State Device Fundamentals

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor

MOS CAPACITOR AND MOSFET

2) Atom manipulation. Xe / Ni(110) Model: Experiment:

New Material Design and Device Simulation Tool. Dr. Gong Kui HZWTECH

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Zuhui Chen, Xing Zhou, Guan Huei See, Zhaomin Zhu, and Guojun Zhu

Improved Interfacial and Electrical Properties of GaSb Metal Oxide

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Electrostatics of Nanowire Transistors

Fabrication Technology, Part I

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

Appendix 1: List of symbols

R&D Issues for High-k Gate Dielectrics

MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

!""#$%&'("')*+,%*-'$(,".,#-#,%'+,/' /.&$0#%#'/(1+,%&'.,',+,(&$+2#'3*24'5.' 6758!9&!

Modern Theory of Solids

A Multi-Gate CMOS Compact Model BSIMMG

STATISTICAL MODELLING OF f t TO PROCESS PARAMETERS IN 30 NM GATE LENGTH FINFETS B. Lakshmi and R. Srinivasan

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

Crystal Properties. MS415 Lec. 2. High performance, high current. ZnO. GaN

Lecture 18 Field-Effect Transistors 3

Lecture 9. Strained-Si Technology I: Device Physics

ECE Semiconductor Device and Material Characterization

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Is IDDQ Testing not Applicable for Deep Submicron VLSI in Year 2011?

Analytical Model of Tunneling Current by High Dielectrics and Study of High-k Gate Stack Structure

SEMICONDUCTOR MEMORIES

Lecture 22 Field-Effect Devices: The MOS Capacitor

MOSFET: Introduction

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Nanoelectronics. Topics

Universal Mobility-Field Curves For Electrons In Polysilicon Inversion Layer

MOS Capacitors ECE 2204

SEU RADIATION EFFECTS ON GAA-CNTFET BASED DIGITAL LOGIC CIRCUIT

Ultra-Scaled InAs HEMTs

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Semiconductor Memories

IBM Research Report. Quantum-Based Simulation Analysis of Scaling in Ultra-Thin Body Device Structures

I-V characteristics model for Carbon Nanotube Field Effect Transistors

Solid-State Electronics

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Transcription:

Part 6: High Dielectric Constant (k), Gate Electrode, & Channel Materials O 2 gate oxide is approaching physical limits Thickness & Current M O S poly-crystalline V Source W Source Contact Insulator n + source + V gate n ++ Poly Gate Contact or Electrode O 2 - Gate oxide - - - - - - - - - - - - - - channel p- Wafer Drain Contact Insulator n + drain V Drain + Crystalline L t ox C ox okoxa t ox t EOT k k t ox highk highk Frank, Dennard, Nowak, Soloman, Wong & Taur, Proc. IEEE Circuit & Devices, 89 (2001) 259 M. Houssa et al., Materials Science and Engineering R, 51 (2006) 37-85 1 Bandgap versus Dielectric Constant (k) Trend: As k, E g e E e Hik c e e E Hik c Robertson, MRS Bulletin (March 2002) p. 217 Robertson, J. Vac. Sci. Technol. B, 18(3), May/Jun 2000 2 1

Band Offsets: High k on Aspects to Consider: 1. E g 2. E c & E v 3. m eff Recall in Barrier Region: e So: kx J e * 2kx k k 2 m ( V E ) eff m eff e m, J eff e E e Hik c e e E Hik c Robertson, MRS Bulletin (March 2002) p. 217 J g ( kt ) k fleftde Ef frightde E f dk pˆ 1 E where p mg & g & g m k 3 Band diagrams of MOS compare O 2 to high k materials O 2 ; κ~3.9 HfO 2 ; κ~25 PbZr (0.53) Ti (0.47) O 3 κ~200 Low S/C doping Southwick &, IEEE TDMR, 6(2), (2006) 136-145 4 2

Need to consider the Thermodynamics of the materials system Ellingham diagram G vs- Temperature The more negative G is, the more stable the materials system is. Example: Grow Y 2 O 3 on, will steal oxygen from Y 2 O 3 to form interfacial layer (IL) of O 2. Why? Y 2 O 3 O 2 Al 2 O 3 G G O2 Y2O3 O more stable than Y O 2 2 3 R. DeHoff, Thermodynamics of Materials, (Prentice Hall, 1996) Ch. 11, fig. 11.4 5 Interfacial layer (IL) of O 2 Present for HfO 2 TiN 3.5 EOT WRT t O2 & t HfO2 3 O 2 IL HfO 2 E OT n m 2.5 2 1.5 1 0.5 t IL Crystalline Channel 0 0 2 4 6 8 10 12 14 t HfO2 nm k t t t IL ox, eff IL highk khighk 6 3

EOT: 7 nm HfO 2 & 1nm O 2 : EOT ~ 2 nm 8 nm HfO 2 : EOT ~ 1.25 nm Southwick &, IEEE TDMR, 6(2), (2006) 136-145 7 - NVM Floating Gate NVM Versus SONOS (O 2-3 N 4 -O 2 -) NVM SONOS Advantages over Floating Gate: Replace poly- floating gate with 3 N 4 Stored charge lies in defect (bound) states below 3 N 4 conduction band Improved endurance - single defect will not cause the discharge/leakage of carriers Can reduce Thickness of TO 3 N 4 thinner than floating gate Poly Carriers not Floating around Minimizes interaction with neighboring memory cells Thus, can scale down memory cell size BL BL = Blocking Layer CTL = Charge Trapping Layer TL = Tunnel Layer CTL TL Todd Wallinger, SONOS Eases Non-Volatile Memory Integration in SoC, Semiconductor International (2007) 8 4

- NVM BL CTL TL BL CTL TL BL TL Flat Band Condition Poly Floating Gate Poly Energy Band Diagram Energy Band Diagram 3 N 4 = CTL Gate stack scaled down in thickness & cell area Todd Wallinger, SONOS Eases Non-Volatile Memory Integration in SoC, Semiconductor International (2007) 9 - NVM Flat Band Condition BL TL Poly 3 N 4 Energy Band Diagram Gate stack scaled down in thickness & cell area Todd Wallinger, SONOS Eases Non-Volatile Memory Integration in SoC, Semiconductor International (2007) 10 5

- NVM Multilayer high k dielectric films for memory applications SONOS (poly O N O ) MANOS (metal Al 2 O 3 N O ) TANOS (/O 2 /N/A 2 O 3 /TaN) Sanghun et al., IEEE TED 52 (2005) 2654.pdf Lee et al., Symposium on VLSI Technology Digest of Technical Papers (2006 11 Low Dielectric Constant (k) Materials What About Low-k Dielectric Materials? What would they be used for? C ox okoxa t ox 12 6

Compare and Contrast following Memory Gate Stacks: Stack #: Metal BL CTL TL -S/C Stack 1: TiN O2 3 N4 O 2 p Stack 2: TiN Al 2 O 3 Ta 2 O 5 HfO 2 p Stack 3: TiN La 2 O 3 ZnO ZrO 2 p 13 14 7

15 16 8

17 18 9

19 MOSFETs Bandgap Engineering of Channel Consider: Bandgap, mobility, effective mass,lattice matching, quantum confinement of carriers Lattice Constants: a = 5.4309 Å a Ge = 5.6577 Å Cullity, Elements of X-ray Diffraction, 2 nd Ed (1978) Appendix 5 From Principles of Electronic Materials and Devices, Third Edition, S.O. Kasap ( McGraw-Hill, 2005) 20 10

MOSFETs Bandgap Engineering of Channel Consider: Bandgap, mobility, effective mass, lattice matching, quantum confinement of carriers Lattice Constants: a = 5.4309 Å a Ge = 5.6577 Å Cullity, Elements of X-ray Diffraction, 2 nd Ed (1978) Appendix 5 IBM RJ Antoniadis et al., Continuous MOFET Performance Inc with Scaling - Strain & Channel Matl (2006) 21 11