High Performance Silicon Gate CMOS

Similar documents
High Performance Silicon Gate CMOS

MC14042B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

MC14027B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

MC14007UBF. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION

MC74HC273A. Octal D Flip Flop with Common Clock and Reset. High Performance Silicon Gate CMOS

PIN ASSIGNMENT LOGI DIAGRAM LOK a RESET a a 2 a LOK b RESET b b LOK, 3 BINARY OUNTER 3, 4, 0 5, 9 6, a 4 a b 3 b RESET

MC14174B/D. Hex Type D Flip Flop

MC74HC393A. Dual 4-Stage Binary Ripple Counter. High Performance Silicon Gate CMOS


D44VH10 (NPN), D45VH10 (PNP) Complementary Silicon Power Transistors 15 A COMPLEMENTARY SILICON POWER TRANSISTORS 80 V, 83 W

MC74HC74A. Dual D Flip-Flop with Set and Reset. High Performance Silicon Gate CMOS

MC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74HC393. Dual 4 Stage Binary Ripple Counter. High Performance Silicon Gate CMOS

MC14174B/D. Hex Type D Flip-Flop

MC14503B. Hex Non-Inverting 3-State Buffer

MC14027B. Dual J K Flip Flop

High Performance Silicon Gate CMOS

MC74HC74A. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MC14175BFELG. Quad Type D Flip Flop

MC14008B. 4 Bit Full Adder

MC14020B. 14 Bit Binary Counter

MC74HC595A. 8-Bit Serial-Input/Serial or Parallel-Output Shift Register with Latched 3-State Outputs. High Performance Silicon Gate CMOS

MC74HCT373A/D. Octal 3-State Noninverting Transparent Latch with LSTTL-Compatible Inputs. High Performance Silicon Gate CMOS

MC74HC573A. Octal 3 State Noninverting Transparent Latch. High Performance Silicon Gate CMOS

MC14008B. 4-Bit Full Adder

MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS

MC14043B, MC14044B CMOS MSI. Quad R S Latches

MC14029B. Binary/Decade Up/Down Counter

MC74VHC244. Octal Bus Buffer

MC14043B, MC14044B CMOS MSI. Quad R S Latches

MC74HC390. Dual 4 Stage Binary Ripple Counter with 2 and 5 Sections. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

MJE18006G SWITCHMODE. NPN Bipolar Power Transistor For Switching Power Supply Applications POWER TRANSISTOR 6.0 AMPERES 1000 VOLTS 100 WATTS

Quad 2-Input OR Gate High-Performance Silicon-Gate CMOS

MARKING DIAGRAMS ORDERING INFORMATION Figure 1. Pin Assignment VHCT139A AWLYYWW SOIC 16 D SUFFIX CASE 751B VHCT139A AWLYWW

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MC14175B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

MC14175BDR2G. Quad Type D Flip Flop

MC74HC573A. Octal 3-State Noninverting Transparent Latch. High Performance Silicon Gate CMOS

MJE5740, MJE5742. NPN Silicon Power Darlington Transistors POWER DARLINGTON TRANSISTORS 8 AMPERES VOLTS 80 WATTS

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MARKING DIAGRAMS ORDERING INFORMATION VHC139 AWLYYWW SOIC 16 D SUFFIX CASE 751B VHC 139 AWLYWW TSSOP 16 DT SUFFIX CASE 948F

MJE5740G, MJE5742G. NPN Silicon Power Darlington Transistors POWER DARLINGTON TRANSISTORS 8 AMPERES VOLTS 80 WATTS

MC74HC132A. Quad 2 Input NAND Gate with Schmitt Trigger Inputs. High Performance Silicon Gate CMOS

MC74HC165A. 8 Bit Serial or Parallel Input/ Serial Output Shift Register. High Performance Silicon Gate CMOS

MC74VHC257. Quad 2-Channel Multiplexer with 3-State Outputs

MC14040B. 12-Bit Binary Counter

NDS9952A Dual N & P-Channel Enhancement Mode Field Effect Transistor

MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

Part Ordering code Marking Remarks 1N4148W-V 1N4148W-V-GS18 or 1N4148W-V-GS08 A2 Tape and Reel

MC14518B. MARKING DIAGRAMS 16. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION

MC14099B. 8 Bit Addressable Latches

1.3 A, 20 V. R DS(ON) = 25 C unless otherwise noted. Symbol Parameter NDS331N Units V DSS. Drain-Source Voltage 20 V V GSS

MC14017B. Decade Counter

MC14532B. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 16 P SUFFIX CASE 648

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

MC74HC139A. Dual 1 of 4 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74HCT138A. 1 of 8 Decoder/ Demultiplexer with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC14015B. Dual 4 Bit Static Shift Register

MC14015B. Dual 4 Bit Static Shift Register

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

74HC of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

HV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect

Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION

74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS

MC74HC4020A. 14-Stage Binary Ripple Counter. High Performance Silicon Gate CMOS

MC74HC4040A. 12 Stage Binary Ripple Counter. High Performance Silicon Gate CMOS

MC14543B. MARKING DIAGRAMS ORDERING INFORMATION. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) PDIP 16 P SUFFIX CASE 648

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

74HC245. Octal 3 State Noninverting Bus Transceiver. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

MC74VHC1GT125. Noninverting Buffer / CMOS Logic Level Shifter with LSTTL Compatible Inputs

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

MC74ACT Input Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

with LSTTL Compatible Inputs

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

74HC86. Quad 2 Input Exclusive OR Gate. High Performance Silicon Gate CMOS

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW

MC74VHC14. Hex Schmitt Inverter

The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620

CMOS MSI (Low Power Complementary MOS)

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

MC74HCT573A/D. Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC74LCX138MEL. With 5 V Tolerant Inputs

PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration

Type Marking Pin Configuration Package SMBT3904/MMBT3904 SOT23 SMBT3904S 2=E 1=B 3=C 1=E1 2=B1 3=C2

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

MC74AC161, MC74ACT161, MC74AC163, MC74ACT163. Synchronous Presettable Binary Counter

NE522 High Speed Dual Differential Comparator/Sense Amp

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

MC74VHC132. Quad 2 Input NAND Schmitt Trigger

MC14020B. 14-Bit Binary Counter

High Performance Silicon Gate CMOS

MC14511B. MARKING DIAGRAMS 16. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2) ORDERING INFORMATION

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

MC74HC244A Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

Transcription:

High Performance Silicon Gae MOS The M7H7A is idenical in pinou o he LS7. The device inpus are compaible wih sandard MOS oupus; wih pull up resisors, hey are compaible wih LSTTL oupus. This device coiss of six D flip flops wih common lock and Rese inpus. Each flip flop is loaded wih a low o high raiion of he lock inpu. Rese is asynchronous and acive low. Oupu Drive apabiliy: 0 LSTTL Loads Oupus Direcly Inerface o MOS, NMOS, and TTL Operaing olage Range: 2 o 6 Low Inpu urren:.0 A In ompliance wih he Requiremens Defined by JEDE Sandard No. 7A hip omplexiy: 2 FETs or 0.5 Equivalen Gaes RESET 0 D0 D D2 2 2 3 5 6 7 8 5 3 2 0 Figure. Pin Assignmen 9 5 D5 D D3 3 LOK PDIP N SUFFIX ASE 68 SO D SUFFIX ASE 75B TSSOP DT SUFFIX ASE 98F MARKING DIAGRAMS M7H7AN AWLYYWW H7A AWLYWW H 7A ALYW FUNTION TABLE Inpus Oupu Rese lock D L X X L H H H H L L H L X No hange H X No hange A = Assembly Locaion L, WL = Wafer Lo Y, YY = Year W, WW = Work Week ORDERING INFORMATION Device Package Shipping M7H7AN PDIP 2000/Box M7H7AD SOI 8/Rail M7H7ADR2 SOI 2500/Reel M7H7ADT TSSOP 96/Rail M7H7ADTR2 TSSOP 2500/Reel Semiconducor omponens Indusries, LL, 200 May, 200 Rev. 8 Publicaion Order Number: M7H7A/D

M7H7A DATA INPUTS D0 D D2 D3 D D5 3 6 3 2 5 7 0 2 5 0 2 3 5 NONINERTING OUTPUTS LOK RESET 9 PIN = PIN 8 = Figure 2. Logic Diagram DESIGN/ALUE TABLE Design rieria alue Unis Inernal Gae oun* 0.5 ea. Inernal Gae Propagaion Delay.5 Inernal Gae Power Dissipaion W Speed Power Produc.0075 pj *Equivalen o a wo inpu NAND gae. 2

M7H7A MAXIMUM RATINGS (Noe ) Symbol Parameer alue Uni D Supply olage (Referenced o ) 0.5 o 7.0 IN D Inpu olage (Referenced o ).5 o.5 OUT D Oupu olage (Referenced o ) (Noe 2) 0.5 o 0.5 I IN D Inpu urren, per Pin 20 ma I OUT D Oupu urren, per Pin 25 ma I D Supply urren, and Pi 50 ma T STG Sorage Temperaure Range 65 o 50 T L Lead Temperaure, mm from ase for 0 Seconds PDIP, SOI, TSSOP 260 T J Juncion Temperaure Under Bias 50 JA Thermal Resisance PDIP SOI TSSOP P D Power Dissipaion in Sill Air a 85 PDIP SOI TSSOP MSL Moisure Seiiviy Level F R Flammabiliy Raing Oxygen Index: 30% 35% UL 9 O (0.25 in) ESD ESD Wihsand olage Human Body Model (Noe 3) Machine Model (Noe ) harged Device Model (Noe 5) 78 2 8 750 500 50 2000 00 500 I LATH UP Lach Up Performance Above and Below a 85 (Noe 6) 300 ma. Absolue maximum coninuous raings are hose values beyond which damage o he device may occur. Exended exposure o hese condiio or condiio beyond hose indicaed may adversely affec device reliabiliy. Funcional operaion under absolue maximum raed condiio is no implied. 2. I O absolue maximum raing mus be observed. 3. Tesed o EIA/JESD22 A A.. Tesed o EIA/JESD22 A5 A. 5. Tesed o JESD22 0 A. 6. Tesed o EIA/JESD78. 7. For high frequency or heavy load coideraio, see he ON Semiconducor High Speed MOS Daa Book (DL29/D). /W mw REOMMENDED OPERATING ONDITIONS Symbol Parameer Min Max Uni Î D Supply olage (Referenced o ) 2.0 6.0 Î Î IN, OUT D Inpu olage, Oupu olage (Referenced o ) (Noe 8) 0 T A Operaing Temperaure, All Package Types 55 25 Î r, f Inpu Rise and Fall Time (Figure ) Î = 2.0 0 000 = Î 0 500 Î = 6.0 Î 0 00 8. Unused inpus may no be lef open. All inpus mus be ied o a high or low logic inpu volage level. 3

M7H7A D ELETRIAL HARATERISTIS (olages Referenced o ) Guaraneed Limi Symbol Parameer Tes ondiio 55 o 25 85 25 Uni IH Î Minimum High Level Inpu Î OUT = 0. or 0. 2.0 Î.5 olage I OUT 20 A Î 3.5.5.5 3.5 6.0.2.2.2 Î IL Maximum Low Level Inpu Î olage Î OUT = 0. or 0. 2.0 0.5 0.5 0.5 I OUT 20 A Î.35.35 6.0 Î.8.8 OH Î Minimum High Level Oupu Î IN = IH or IL olage I OUT 2.0 Î.9.9.9 20 A... 6.0 Î 5.9 5.9 5.9 Î Î Î IN = IH or IL I Î OUT.0 ma 3.98 I OUT 5.2 ma 3.8 3.7 Î 6.0 5.8 5.3 5.2 OL Î Î Maximum Low Level Oupu IN = IH or IL 2.0 0. 0. 0. olage Î I OUT 20 A Î 0. 0. 0. 6.0 0. 0. 0. Î Î Î Î IN = IH or IL I OUT.0 ma 0.26 Î I OUT 5.2 ma 6.0 Î 0.26 0. 0.33 0. I IN Î Maximum Inpu Leakage urrenî IN = or 6.0 Î 0..0 A Maximum uiescen Supply Î IN = or 6.0 Î.0 0 0 A I urren (per Package) I OUT = 0 A 9. Informaion on ypical parameric values, along wih high frequency or heavy load coideraio, can be found in he ON Semiconducor High Speed MOS Daa Book (DL29/D). A ELETRIAL HARATERISTIS ( L = 50 pf, Inpu r = f = 6.0 ) Guaraneed Limi Symbol Parameer 55 o 25 85 25 Uni f max Î Maximum lock Frequency ( Duy ycle) 2.0 Î 6.0.8.0 MHz (Figures and 7) 30 2 20 6.0 Î 35 28 2 PLH Maximum Propagaion Delay, lock o 2.0 0 PHL Î (Figures 5 and 7) Î 22 0 5 28 33 6.0 9 2 28 Î PLH Maximum Propagaion Delay, Rese o 2.0 0 0 0 PHL Î (Figures 2 and 7) Î 2 28 32 6.0 Î 9 2 27 TLH Î Maximum Oupu Traiion Time, Any Oupu 2.0 Î 75 95 0 THL (Figures and 7) 5 9 22 6.0 Î 3 9 Maximum Inpu apaciance 0 0 0 pf in 0.For propagaion delays wih loads oher han 50 pf, and informaion on ypical parameric values, see he ON Semiconducor High Speed MOS Daa Book (DL29/D). Typical @ 25, = PD Power Dissipaion apaciance, per Enabled Oupu (Noe ) 62 pf. Used o deermine he no load dynamic power coumpion: P D = PD 2 f + I. For load coideraio, see he ON Semiconducor High Speed MOS Daa Book (DL29/D).

M7H7A TIMING REUIREMENTS ( L = 50 pf, Inpu r = f = 6.0 ) Guaraneed Limi 55 o 25 85 25 Symbol Parameer Figure Min Max Min Max Min Max Uni su Î Minimum Seup Time, Daa o lock 6 2.0 50 0 65 3 75 5 6.0 9.0 3 h Minimum Hold Time, lock o Daa 6 2.0 6.0 rec Î Minimum Recovery Time, 5 Rese Inacive o lock 2.0 6.0 w Î Minimum Pulse Widh, lock 2.0 75 5 95 9 0 22 6.0 3 9 w Minimum Pulse Widh, Rese 5 2.0 75 95 0 5 9 22 6.0 3 9 r, f Maximum Inpu Rise and Fall Times 2.0 6.0 000 500 00 000 500 00 000 500 00 LOK D0 RESET 9 3 2 0 D 5 D2 6 7 2 D3 0 3 D 3 2 D5 5 5 Figure 3. Expanded Logic Diagram 5

M7H7A r f LOK 90% 0% w /f max RESET PHL w PLH PHL 90% 0% TLH THL LOK rec Figure. Swiching Waveform Figure 5. Swiching Waveform ALID TEST POINT DATA su h DEIE UNDER TEST OUTPUT L * LOK *Includes all probe and jig capaciance Figure 6. Swiching Waveform Figure 7. Tes ircui 6

M7H7A PAKAGE DIMENSIONS PDIP N SUFFIX ASE 68 08 ISSUE R H A G B F S K D PL T J L M SOI D SUFFIX ASE 75B 05 ISSUE J T G A D PL K B P 8 PL M R X 5 J F 7

M7H7A PAKAGE DIMENSIONS T L PIN IDENT. D 2X L/2 X K REF 9 8 A G TSSOP DT SUFFIX ASE 98F 0 ISSUE O B U H N N J J F DETAIL E DETAIL E K K ÇÇÇ ÉÉÉ SETION N N M W ON Semiconducor and are rademarks of Semiconducor omponens Indusries, LL (SILL). SILL reserves he righ o make changes wihou furher noice o any producs herein. SILL makes no warrany, represenaion or guaranee regarding he suiabiliy of is producs for any paricular purpose, nor does SILL assume any liabiliy arising ou of he applicaion or use of any produc or circui, and specifically disclaims any and all liabiliy, including wihou limiaion special, coequenial or incidenal damages. Typical parameers which may be provided in SILL daa shees and/or specificaio can and do vary in differen applicaio and acual performance may vary over ime. All operaing parameers, including Typicals mus be validaed for each cusomer applicaion by cusomer s echnical expers. SILL does no convey any licee under is paen righs nor he righs of ohers. SILL producs are no designed, inended, or auhorized for use as componens in sysems inended for surgical implan ino he body, or oher applicaio inended o suppor or susain life, or for any oher applicaion in which he failure of he SILL produc could creae a siuaion where personal injury or deah may occur. Should Buyer purchase or use SILL producs for any such uninended or unauhorized applicaion, Buyer shall indemnify and hold SILL and is officers, employees, subsidiaries, affiliaes, and disribuors harmless agai all claims, coss, damages, and expees, and reasonable aorney fees arising ou of, direcly or indirecly, any claim of personal injury or deah associaed wih such uninended or unauhorized use, even if such claim alleges ha SILL was negligen regarding he design or manufacure of he par. SILL is an Equal Opporuniy/Affirmaive Acion Employer. PUBLIATION ORDERING INFORMATION NORTH AMERIA Lieraure Fulfillmen: Lieraure Disribuion ener for ON Semiconducor P.O. Box 53, Denver, olorado 8027 USA Phone: 303 675 275 or 800 3 3860 Toll Free USA/anada Fax: 303 675 276 or 800 3 3867 Toll Free USA/anada Email: ONli@hibberco.com Fax Respoe Line: 303 675 27 or 800 3 380 Toll Free USA/anada N. American Technical Suppor: 800 282 9855 Toll Free USA/anada EUROPE: LD for ON Semiconducor European Suppor German Phone: (+) 303 308 70 (Mon Fri 2:30pm o 7:00pm ET) Email: ONli german@hibberco.com French Phone: (+) 303 308 7 (Mon Fri 2:00pm o 7:00pm ET) Email: ONli french@hibberco.com English Phone: (+) 303 308 72 (Mon Fri 2:00pm o 5:00pm GMT) Email: ONli@hibberco.com EUROPEAN TOLL FREE AESS*: 00 800 22 378 *Available from Germany, France, Ialy, UK, Ireland ENTRAL/SOUTH AMERIA: Spanish Phone: 303 308 73 (Mon Fri 8:00am o 5:00pm MST) Email: ONli spanish@hibberco.com Toll Free from Mexico: Dial 0 800 288 2872 for Access hen Dial 866 297 9322 ASIA/PAIFI: LD for ON Semiconducor Asia Suppor Phone: 303 675 22 (Tue Fri 9:00am o :00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 00 800 22 378 Email: ONli asia@hibberco.com JAPAN: ON Semiconducor, Japan usomer Focus ener 32 Nishi Goanda, Shinagawa ku, Tokyo, Japan 003 Phone: 8 3 570 2700 Email: r525@oemi.com ON Semiconducor Websie: For addiional informaion, please conac your local Sales Represenaive. 8 M7H7A/D