Synchronous Sequential Logic. Chapter 5

Similar documents
Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic

6 Synchronous State Machine Design

Finite State Machine. By : Ali Mustafa

Lecture (08) Synchronous Sequential Logic

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

The Design Procedure. Output Equation Determination - Derive output equations from the state table

Sequential Circuit Analysis

ELCT201: DIGITAL LOGIC DESIGN

Week-5. Sequential Circuit Design. Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

FSM model for sequential circuits

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

Sequential Circuit Design

Counters. We ll look at different kinds of counters and discuss how to build them

Different encodings generate different circuits

Analysis of Clocked Sequential Circuits

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Analysis and Design of Sequential Circuits: Examples

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

ELE2120 Digital Circuits and Systems. Tutorial Note 9

Digital Logic Design - Chapter 5

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

Sequential Synchronous Circuit Analysis

Chapter 7. Synchronous Sequential Networks. Excitation for

Lecture 17: Designing Sequential Systems Using Flip Flops

CprE 281: Digital Logic

Digital Circuits and Systems

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

Chapter 4. Sequential Logic Circuits

Sequential Circuits Sequential circuits combinational circuits state gate delay

Chapter 7 Sequential Logic

Synchronous Sequential Logic Part I

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

Sequential Logic Circuits

ELE2120 Digital Circuits and Systems. Tutorial Note 10

CHW 261: Logic Design

Chapter 6. Synchronous Sequential Circuits

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

ECE/Comp Sci 352 Digital Systems Fundamentals. Charles R. Kime Section 2 Fall Logic and Computer Design Fundamentals

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

Chapter 14 Sequential logic, Latches and Flip-Flops

Digital Logic Design - Chapter 4

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

DE58/DC58 LOGIC DESIGN DEC 2014

EE 209 Spiral 1 Exam Solutions Name:

Gates and Flip-Flops

Sequential vs. Combinational

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Sequential logic and design

Experiment 9 Sequential Circuits

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

課程名稱 : 數位邏輯設計 P-1/ /6/11

Sequential Logic Worksheet

Chapter 5 Synchronous Sequential Logic

EE 209 Logic Cumulative Exam Name:

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

Time Allowed 3:00 hrs. April, pages

CSE370 HW6 Solutions (Winter 2010)

I. Motivation & Examples

SYNCHRONOUS SEQUENTIAL CIRCUITS

ELCT201: DIGITAL LOGIC DESIGN

Digital Electronics Sequential Logic

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

EECS150 - Digital Design Lecture 23 - FSMs & Counters

Exam for Physics 4051, October 31, 2008

Written reexam with solutions for IE1204/5 Digital Design Monday 14/

Lecture 8: Sequential Networks and Finite State Machines

Philadelphia University Student Name: Student Number:

Ch 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Synchronous Sequential Circuit

Chapter 6 Introduction to state machines

ECE 341. Lecture # 3

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

Chapter 15 SEQUENTIAL CIRCUITS ANALYSIS, STATE- MINIMIZATION, ASSIGNMENT AND CIRCUIT IMPLEMENTATION

Example: vending machine

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Q: Examine the relationship between X and the Next state. How would you describe this circuit? A: An inverter which is synched with a clock signal.

Design of Sequential Circuits

CS221: Digital Design. Indian Institute of Technology Guwahati

Homework #4. CSE 140 Summer Session Instructor: Mohsen Imani. Only a subset of questions will be graded

Digital Circuits ECS 371

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

Digital Design. Sequential Logic

Chapter 4 Part 2 Sequential Circuits

Synchronous Sequential Circuit Design

CSE 140: Components and Design Techniques for Digital Systems. Lecture 9: Sequential Networks: Implementation

Digital Fundamentals

Transcription:

Synchronous Sequential Logic Chapter 5

Other Flip Flops D flip flops requires smallest number of gates. Thus, they are commonly used Other flip flops are JK flip flops T flip flops

Three operations of flip flops Three operations that can be performed with flip flops are Set it to 1 Reset it to 0 Complement its output D flip flop can only set and reset JK has two inputs and can perform all three operations

JK flip flop J input sets to 1 K input resets to 0 When both inputs are enabled, output is complemented.

JK flip flop The function of the D input: D=JQ +K Q When J=1 AND K=0, D=Q +Q=1 When J=0 AND K=1, D=0 When J=1 AND K=1, D=Q (complemented) When J=0 AND K=0, D=Q (unchanged)

T (toggle) flip flop It is a complementing ff. J and K are tied together (Fig a) When T=0 (J=K=0), no change When T=1 (J=K=1), complement Can be constructed from D ff (Fig b) D T Q TQ T Q When T=0, D=Q (no change) When T=1, D=Q (complement)

Characteristic Tables Q(t) refers to the presents state. Q(t+1) refers to the next state.

Characteristic Equations D flip flop Q(t+1)=D JK flip flop Q(t+1)=JQ +K Q T flip flop Q( t 1) T Q TQ T Q

Analysis with JK flip-flops For D flip-flops, state equation is the same as the input equation. For JK and T flip-flops, we refer to characteristic equations. The next state values for JK and T ffs can be derived as follows: 1. Determine the ff input equation in terms of present state and input variables. 2. List the binary values of each input equation. 3. Use ff characteristic table to determine the nextstate values in the state table.

Example Circuit has no outputs. No need for output column FF input eq.s J A =B, K A =Bx J B =x, K B =A x+ax

State Table of Example

2 nd method (using state equations) The next state values can also be obtained by evaluating the state equations: 1. Determine the ff input equations. 2. Substitute the input equations into ff characteristic equations to obtain the state equations. 3. Use the corresponding state equations to determine the next state values.

Using state equations 1. Determine ff equations J A =B, K A =Bx J B =x, K B =A x+ax 2. Substitude them into ff characteristic eq.s: A(t+1)=JA +K A=BA +(Bx ) A=A B+AB +Ax B(t+1)=JB +K B= x' B' ( A x)' B B' x' ABx A' Bx' 3. Using state equations, obtain next state values.

From state equations to state table A(t+1)=A B+AB +Ax B(t+1)=B x +ABx+A Bx

Obtain state diagram State diagram

Analysis with T Flip-Flops Same procedure as explained for JK ffs Either use Characteristic table or Characteristic equations Characteristic equations for T ffs Q( t 1) T Q TQ T Q

Input eq.s, output eq. T A =Bx T B =x y=ab Substitute them into characteristic eq.s A(t+1)=(Bx) A+(Bx)A =AB +Ax +A Bx B(t+1)=x B+xB =x(xor)b Example

Example A(t+1)=AB +Ax +A Bx B(t+1)=x B+xB =x(xor)b y=ab Obtain state table

Obtain state diagram State diagram

Excitation Tables When we use D ff, state equations is found directly from the next state. We cannot do this for JK and T ffs We need function table for these ffs The table that lists the required ff inputs for the transitions from present state to next state is called excitation table. Values for the present state and next state is given. What values should be applied to flip-flop inputs?

Excitation Table for JK and T

Synthesis Using JK Flip-Flops Apply the same procedure as we did for D flipflops Except that the input equations should be evaluated by using excitation tables.

Example

Draw the circuit

Synthesis Using T Flip-Flops Design a 3-bit binary counter At each clock transition, the value of the state will be increased by one 000, 001, 010, 011.111,000,.. Draw the state diagram

Create the state table Binary counter

FF Input Functions

Counter circuit

FSM State Reduction

Questions - 1 (Q.5.5) A sequential circuit with two D flip-flops A and B, two inputs x and y, and one output z is specified by the following next state and output equations A(t+1)=x y+xb B(t+1)=x A+xB Z=A a) Draw the logic diagram of the circuit. b) List the state table for the sequential circuit. c) Draw the corresponding state diagram.

Questions - 2 (Q.5.6) Derive the state table and the state diagram of the sequential circuit shown below. Explain the function that the circuit performs.

Questions - 3 (Q.5.12) Design a sequential circuit with two D flip-flops A and B and one input x_in. a) When x_in=0, the state of the circuit remains the same. When x_in=1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats. b) When x_in=0, the state of the circuit remains the same. When x_in=1, the circuit goes through the state transitions from 00 to 11, to 01, to 10, back to 00, and repeats.

Questions - 4 (Q.5.14) Design a sequential circuit with two JK flip-flops A and B and two inputs E and F. If E=0, the circuit remains in the same state regardless of the value of F. When E=1 and F=1, the circuit goes through the state transitions from 00 to 01, to 10, to 11, back to 00, and repeats. When E=1 and F=0, the circuit goes through the state transitions from 00 to 11, to 10, to 01, back to 00, and repeats. (Up and down counter with enable. Count up when F=1, count down when F=0.)

Questions - 5 (Q.5.15) A sequential circuit has three flip-flops A,B,and C; one input x_in; and one output y_out. The state diagram is shown at right. The circuit is to be designed by treating the unused states as don t-care conditions. Analyze the circuit obtained from the design to determine the effect of the unused states. Use D flip-lops in the design. Use JK flip-flops in the design.