Philadelphia University Student Name: Student Number:

Similar documents
Philadelphia University Student Name: Student Number:

Philadelphia University Faculty of Engineering

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

DIGITAL LOGIC CIRCUITS

Chapter 5 Synchronous Sequential Logic

Chapter 7 Logic Circuits

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Sample Test Paper - I

UNIVERSITI TENAGA NASIONAL. College of Information Technology

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

CPE100: Digital Logic Design I

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

Written exam for IE1204/5 Digital Design with solutions Thursday 29/

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

Computer Science Final Examination Friday December 14 th 2001

DE58/DC58 LOGIC DESIGN DEC 2014

Fundamentals of Digital Design

CPE100: Digital Logic Design I

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

Written exam with solutions IE Digital Design Friday 21/

ECE 2300 Digital Logic & Computer Organization

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

Gates and Flip-Flops

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

Adders, subtractors comparators, multipliers and other ALU elements

Exam for Physics 4051, October 31, 2008

Show that the dual of the exclusive-or is equal to its compliment. 7

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

Save from: cs. Logic design 1 st Class أستاذ المادة: د. عماد

Digital Logic Appendix A


SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

Cs302 Quiz for MID TERM Exam Solved

Fundamentals of Boolean Algebra

Adders, subtractors comparators, multipliers and other ALU elements

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Written exam with solutions IE1204/5 Digital Design Monday 23/

Digital Electronics Final Examination. Part A

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

EEE130 Digital Electronics I Lecture #4

Written exam with solutions IE1204/5 Digital Design Friday 13/

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

Lecture 17: Designing Sequential Systems Using Flip Flops

INSTITUTEOFAERONAUTICALENGINEERING (Autonomous) Dundigal, Hyderabad

Lecture 10: Synchronous Sequential Circuits Design

Boolean Algebra. Digital Logic Appendix A. Boolean Algebra Other operations. Boolean Algebra. Postulates, Identities in Boolean Algebra

Written reexam with solutions for IE1204/5 Digital Design Monday 14/

ECE 341. Lecture # 3

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Sequential Circuits Sequential circuits combinational circuits state gate delay

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Sequential Synchronous Circuit Analysis

Design of Sequential Circuits

Review for Final Exam

Synchronous Sequential Circuit Design. Digital Computer Design

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Chapter 4. Sequential Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic. By : Ali Mustafa

ELCT201: DIGITAL LOGIC DESIGN

CHAPTER 7. Exercises 17/ / /2 2 0

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Shift Register Counters

DIGITAL LOGIC CIRCUITS

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department


IT T35 Digital system desigm y - ii /s - iii

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)

DIGITAL LOGIC CIRCUITS

Sequential Logic Circuits

CHW 261: Logic Design

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh

COMBINATIONAL LOGIC FUNCTIONS

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

ELCT201: DIGITAL LOGIC DESIGN

Digital Circuits and Systems

COEN 312 DIGITAL SYSTEMS DESIGN - LECTURE NOTES Concordia University

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Synchronous Sequential Logic

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

Analysis and Design of Sequential Circuits: Examples

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

CS/COE0447: Computer Organization and Assembly Language

Chapter 7. Sequential Circuits Registers, Counters, RAM

EE 209 Spiral 1 Exam Solutions Name:

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

Transcription:

Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2017/2018 Dept. of Computer Engineering Course Title: Logic Circuits Date: 29/01/2018 Course No: 630211 Time Allowed: 2 hours Lecturer: Dr. Qadri Hamarsheh No. Of Pages: 8 Instructions: ALLOWED: pens and drawing tools (no red color). NOT ALLOWED: Papers, literatures and any handouts. Otherwise, it will lead to the non-approval of your examination. Shut down Telephones, and other communication devices. Please note: This exam paper contains 5 questions totaling 40 marks Write your name and your matriculation number on every page of the solution sheets. All solutions together with solution methods (explanatory statement) must be inserted in the labelled position on the solution sheets. You can submit your exam after the first hour. Basic notions: The aims of the questions in this part are to evaluate the required minimal student knowledge and skills. Answers in the pass category represent the minimum understanding of basic concepts: Digital Systems, Binary Number Systems, Boolean Algebra, Basic Logic Gates, Boolean Expression Simplification, Karnaugh Maps, Combinational and Sequential Circuits. Question 1 Multiple Choice Identify the choice that best completes the statement or answers the question. 1) Convert the octal number 104 8 to binary. a) 001000100 2 b) 0010100 2 c) 1000001 2 d) 100000001 2 2) The signed-magnitude binary representation of the number +27 is a) 11111011 b) 11011000 c) 00011011 d) None of the above 3) (A + B)(A B ) =? a) 0 b) 1 c) AB d) AB 4) What type of logic circuit is represented by the figure shown below? (12 marks) a) XOR b) XNOR c) AND d) XAND 5) Convert the binary number 1100 to Gray code. a) 1001 b) 0011 c) 1100 d) 1010 1

6) Convert the following SOP expression to an equivalent POS expression. a) b) c) d) 7) For the shown K-map, the simplified Boolean expression F(A, B, C, D): a) 4 groups, each consisting of 4 squares b) 3 groups, each consisting of 4 squares c) 2 groups, each consisting of 4 squares d) None of above 8) In the following circuit, X given by a) X = A BC + AB C + ABC + A B C b) X = AB + BC + AC c) X = AB C + A BC + A B C + ABC d) X = A B + B C + A C 9) To set the shown latch, we should apply: a) X = 1, Y = 0 and Z = 0 b) X = 0, Y = 1 and Z = 0 c) X = 0, Y = 1 and Z = 1 d) X = 1, Y = 1 and Z = 0 10) A sequential circuit with two JK flip-flops A and B, and one input X is specified by the following input equations: JA = B X, KA = A X JB = A X, KB = B X + A X What are the next states of the flip-flops A and B if the present state of the flip-flops A, B and the input X equals, 011, 110 respectively: a) 01, 10 b) 01, 01 c) 00, 10 d) 01, 11 11) Which flip flop is mostly used creating memory register: a) SR- flip flop b) JK- flip flop c) T- flip flop d) D- flip flop 12) If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse? a) 1101000000 b) 0000000000 c) 0011010000 d) 1100000000 2

Question 2 (6 marks) a) Consider the following circuit, do the following: (3 marks) What is the truth table for this circuit? What is the standard sum of products (SOP) form (not simplified) from the truth table? b) Design a 4-bit carry-look-ahead adder using Carry look-ahead Generator (Draw circuit). (3 marks) 3

Familiar and Unfamiliar Problems Solving: The aim of the questions in this part is to evaluate that the student has some basic knowledge of the key aspects of the lecture material and can attempt to solve familiar and unfamiliar problems of Combinational and Sequential Circuits and Analysis of Sequential Circuits. Question 3 (6 marks) a) Given a three-input Boolean function (2.5 marks) Implement the function using a minimal network of 2x4 decoders and OR gates. 4

b) Consider the following truth table that describes a function of 4 Boolean variables. (3.5 marks) Implement the function i. Using MUX 16:1 ii. Using MUX 8:1 5

Question 4 (8 marks) a) Draw the logic circuit for a sequential circuit with two D Flip-Flops S 0 and S 1, one input A and one output X, the circuit is specified by the following input equations and output equation: (2 marks) S 0 = A S 0 S 1 S 1 = A X = S 0 b) Draw 4-bit asynchronous binary counter using JK flip flops and its timing diagram. (3 marks) 6

c) Write the state table for an S-R latch and derive its characteristic equation (3 marks) 7

Question 5 (8 marks) Using the following table (Gray Code), do the following: Design 3-bit Up/Down Synchronous Gray Code Counter (using JK flip-flops) and one external input Y, When Y = 1, the Counter works Up, and Y = 0, the Counter works Down. Gray Code Inputs Decimal number G2 G1 G0 0 0 0 0 1 0 0 1 2 0 1 1 3 0 1 0 4 1 1 0 5 1 1 1 6 1 0 1 7 1 0 0 GOOD LUCK 8