74HC238; 74HCT to-8 line decoder/demultiplexer

Similar documents
74HC393; 74HCT393. Dual 4-bit binary ripple counter

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

QUICK REFERENCE DATA GND = 0 V; T amb =25 C; t r =t f = 6 ns. TYPICAL SYMBOL PARAMETER CONDITIONS 74HC00 74HCT00 UNIT

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC4051; 74HCT channel analog multiplexer/demultiplexer

74HC4067; 74HCT channel analog multiplexer/demultiplexer

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC4053; 74HCT4053. Triple 2-channel analog multiplexer/demultiplexer

74HC244; 74HCT244. Octal buffer/line driver; 3-state

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC393; 74HCT393. Dual 4-bit binary ripple counter

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

The 74HC21 provide the 4-input AND function.

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

Dual 2-to-4 line decoder/demultiplexer

74HC259; 74HCT259. The 74HC259; 74HCT259 has four modes of operation:

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

The 74LV32 provides a quad 2-input OR function.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

The 74LV08 provides a quad 2-input AND function.

74HC08; 74HCT08. Temperature range Name Description Version. -40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.

74LV General description. 2. Features. 8-bit addressable latch

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

74HC32-Q100; 74HCT32-Q100

74HC08-Q100; 74HCT08-Q100

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

8-bit serial-in/parallel-out shift register

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

Hex inverting Schmitt trigger with 5 V tolerant input

74AHC594-Q100; 74AHCT594-Q100

74AHC30-Q100; 74AHCT30-Q100

74HC4052; 74HCT4052. Dual 4-channel analog multiplexer/demultiplexer

74HC594; 74HCT bit shift register with output register

74HC259-Q100; 74HCT259-Q100

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30-Q100; 74HCT30-Q100

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74LVU General description. 2. Features. 3. Applications. Hex inverter

2-input EXCLUSIVE-OR gate

74HC03-Q100; 74HCT03-Q100

74HC4060-Q100; 74HCT4060-Q100

74AHC541-Q100; 74AHCT541-Q100

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC4040; 74HCT stage binary ripple counter. Each counter stage is a static toggle flip-flop.

74AHC14-Q100; 74AHCT14-Q100

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC164; 74HCT bit serial-in, parallel-out shift register

3-to-8 line decoder, demultiplexer with address latches

74HC373-Q100; 74HCT373-Q100

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC4514; 74HCT to-16 line decoder/demultiplexer with input latches

MM74HC157 Quad 2-Input Multiplexer

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

Octal bus transceiver; 3-state

74HC4052; 74HCT4052. Dual 4-channel analog multiplexer/demultiplexer

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

74HC165; 74HCT bit parallel-in/serial out shift register

74AHC1G00; 74AHCT1G00

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

74HC595; 74HCT General description. 2 Features and benefits. 3 Applications

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

Transcription:

Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238 decoders accept three binary weighted address inputs (0, 1, 2) and when enabled, provide 8 mutually exclusive active HIGH outputs (Y0 to Y7). The 74HC238/74HCT238 features three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output will be LOW unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the 238 to a 1-to-32 (5 lines to 32 lines) decoder with just four 238 ICs and one inverter. The 238 can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state. The 74HC238/74HCT238 is similar to the 74HC138/74HCT138 but has non-inverting outputs. Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding ctive HIGH mutually exclusive outputs Multiple package options Complies with JEDEC standard no. 7 ESD protection: HBM JESD22-114E exceeds 2000 V MM JESD22-115- exceeds 200 V Specified from 40 C to+85 C and from 40 C to +125 C

3. Ordering information Table 1. Type number Ordering information Package Temperature range Name Description Version 74HC238N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 74HC238D 40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm 74HC238DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm 74HC238PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm 4. Functional diagram SOT109-1 SOT338-1 SOT403-1 74HC238BQ 40 C to +125 C DHVQFN16 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 3.5 0.85 mm SOT763-1 74HCT238N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT38-4 74HCT238D 40 C to +125 C SO16 plastic small outline package; 16 leads; SOT109-1 body width 3.9 mm 74HCT238DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; SOT338-1 body width 5.3 mm 74HCT238PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 74HCT238BQ 40 C to +125 C DHVQFN16 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 3.5 0.85 mm SOT763-1 0 1 1 2 3 TO 8 DECODER 2 3 ENBLE EXITING 15 14 13 12 11 10 9 Y0 Y1 Y2 Y3 Y4 Y5 Y6 0 1 2 1 2 3 3 TO 8 DECODER ENBLE EXITING 15 14 13 12 11 10 9 7 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 E1 E2 E3 4 5 6 7 Y7 001aag752 E1 E2 E3 4 5 6 001aag753 Fig 1. Logic symbol Fig 2. Functional diagram Product data sheet 2 of 18

7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V [1] - ±20 m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V [1] - ±20 m I O output current 0.5 V < V O < V CC + 0.5 V - ±25 m I CC supply current - 50 m I GND ground current 50 - m T stg storage temperature 65 +150 C P tot total power dissipation DIP16 package [2] - 750 mw SO16, SSOP16, TSSOP16 and DHVQFN16 packages [3] - 500 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For DIP16 packages: above 70 C the value of P tot derates linearly at 12 mw/k. [3] For SO16 packages: above 70 C the value of P tot derates linearly at 8 mw/k. For SSOP16 and TSSOP16 packages: above 60 C the value of P tot derates linearly at 5.5 mw/k. For DHVQFN16 packages: above 60 C the value of P tot derates linearly at 4.5 mw/k. 8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC238 74HCT238 Unit Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature 40 - +125 40 - +125 C t/ V input transition rise V CC = 2.0 V - - 625 - - - ns/v and fall rate V CC = 4.5 V - 1.67 139-1.67 139 ns/v V CC = 6.0 V - - 83 - - - ns/v Product data sheet 5 of 18

9. Static characteristics Table 6. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit 74HC238 V IH HIGH-level input voltage V IL V OH V OL I I LOW-level input voltage HIGH-level output voltage LOW-level output voltage input leakage current Min Typ Max Min Max Min Max V CC = 2.0 V 1.5 1.2-1.5-1.5 - V V CC = 4.5 V 3.15 2.4-3.15-3.15 - V V CC = 6.0 V 4.2 3.2-4.2-4.2 - V V CC = 2.0 V - 0.8 0.5-0.5-0.5 V V CC = 4.5 V - 2.1 1.35-1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8-1.8 V V I =V IH or V IL I O = 20 µ; V CC = 2.0 V 1.9 2.0-1.9-1.9 - V I O = 20 µ; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = 20 µ; V CC = 6.0 V 5.9 6.0-5.9-5.9 - V I O = 4.0 m; V CC = 4.5 V 3.98 4.32-3.84-3.7 - V I O = 5.2 m; V CC = 6.0 V 5.48 5.81-5.34-5.2 - V V I =V IH or V IL I O =20µ; V CC = 2.0 V - 0 0.1-0.1-0.1 V I O =20µ; V CC = 4.5 V - 0 0.1-0.1-0.1 V I O =20µ; V CC = 6.0 V - 0 0.1-0.1-0.1 V I O = 4.0 m; V CC = 4.5 V - 0.15 0.26-0.33-0.4 V I O = 5.2 m; V CC = 6.0 V - 0.16 0.26-0.33-0.4 V V I =V CC or GND; - - ±0.1 - ±1.0 - ±1.0 µ V CC = 6.0 V - - 8.0-80 - 160 µ I CC supply current V I =V CC or GND; I O =0; V CC = 6.0 V C I input capacitance 74HCT238 V IH HIGH-level input voltage V IL LOW-level input voltage V OH HIGH-level output voltage V OL I I LOW-level output voltage input leakage current - 3.5 - - - - - pf V CC = 4.5 V to 5.5 V 2.0 1.6-2.0-2.0 - V V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8-0.8 V V I =V IH or V IL ; V CC = 4.5 V I O = 20 µ 4.4 4.5-4.4-4.4 - V I O = 4.0 m 3.98 4.32-3.84-3.7 - V V I =V IH or V IL ; V CC = 4.5 V I O =20µ - 0 0.1-0.1-0.1 V I O = 4.0 m - 0.16 0.26-0.33-0.4 V V I =V CC or GND; - - ±0.1 - ±1.0 - ±1.0 µ V CC = 5.5 V Product data sheet 6 of 18

Table 6. Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 25 C 40 C to +85 C 40 C to +125 C Unit Min Typ Max Min Max Min Max I CC supply current V I =V CC or GND; V CC = 5.5 V; I O =0 I CC C I additional supply current input capacitance 10. Dynamic characteristics - - 8.0-80 - 160 µ per input pin; V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V; I O =0 n inputs - 70 252-315 - 343 µ E1, E2 inputs - 40 144-180 - 196 µ E3 input - 145 522-653 - 711 µ - 3.5 - - - - - pf Table 7. Dynamic characteristics GND = 0 V; test circuit see Figure 8. Symbol Parameter Conditions 25 C 40 C to +125 C Min Typ Max Max (85 C) Max (125 C) 74HC238 t pd propagation delay n to Yn; see Figure 6 [1] V CC = 2.0 V - 47 150 190 225 ns V CC = 4.5 V - 17 30 38 45 ns V CC = 5.0 V; C L =15pF - 14 - - - ns V CC = 6.0 V - 14 26 33 38 ns E3 to Yn; see Figure 6 [1] V CC = 2.0 V - 52 160 200 240 ns V CC = 4.5 V - 19 32 40 48 ns V CC = 5.0 V; C L =15pF - 16 - - - ns V CC = 6.0 V - 15 27 34 41 ns En to Yn or see Figure 7 [1] V CC = 2.0 V - 50 155 195 235 ns V CC = 4.5 V - 18 31 39 47 ns V CC = 5.0 V; C L =15pF - 17 - - - ns V CC = 6.0 V - 14 26 33 40 ns t t transition time see Figure 6 and Figure 7 [2] V CC = 2.0 V - 19 75 95 110 ns V CC = 4.5 V - 7 15 19 22 ns V CC = 6.0 V - 6 13 16 19 ns C PD power dissipation capacitance per package; V I = GND to V CC [3] - 72 - - - pf Unit Product data sheet 7 of 18

Table 7. Dynamic characteristics GND = 0 V; test circuit see Figure 8. Symbol Parameter Conditions 25 C 40 C to +125 C 74HCT238 t pd propagation delay n to Yn; see Figure 6 [1] V CC = 4.5 V - 19 35 44 53 ns V CC = 5.0 V; C L =15pF - 18 - - - ns E3 to Yn; see Figure 6 [1] V CC = 4.5 V - 20 37 46 56 ns V CC = 5.0 V; C L =15pF - 20 - - - ns En to Yn or see Figure 7 [1] V CC = 4.5 V - 20 35 44 53 ns V CC = 5.0 V; C L =15pF - 21 - - - ns t t transition time V CC = 4.5 V; [2] - 7 15 19 22 ns see Figure 6 and Figure 7 C PD power dissipation capacitance per package; V I = GND to V CC 1.5 V [3] - 76 - - - pf [1] t pd is the same as t PHL and t PLH. [2] t t is the same as t THL and t TLH. [3] C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 11. Waveforms Min Typ Max Max (85 C) Max (125 C) Unit n, E3 input V M t PHL t PLH Yn output V Y V M V X t THL t TLH 001aag757 Fig 6. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Input (n, E3) to output (Yn) propagation delays and output transition times Product data sheet 8 of 18

12. Package outline DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane 2 L 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E 1 8 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT 1 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max. mm inches 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.30 0.068 0.051 0.53 0.38 0.021 0.015 1.25 0.85 0.049 0.033 0.36 0.23 0.014 0.009 19.50 18.55 0.77 0.73 6.48 6.20 0.26 0.24 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 0.254 0.01 0.76 0.03 OUTLINE VERSION SOT38-4 REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION Fig 9. Package outline SOT38-4 (DIP16) Product data sheet 11 of 18

SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E X c y H E v M Z 16 9 Q 2 1 ( ) 3 pin 1 index θ L p 1 8 L e b p w M detail X 0 2.5 5 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 0.25 1.75 0.10 0.069 0.010 0.004 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 1.27 6.2 5.8 0.244 0.228 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION SOT109-1 076E07 MS-012 Fig 10. Package outline SOT109-1 (SO16) Product data sheet 12 of 18