DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Similar documents
ECEN 325 Electronics

Chapter 10 Feedback. PART C: Stability and Compensation

Electronic Circuits Summary

Advanced Current Mirrors and Opamps

Lecture 7: Transistors and Amplifiers

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Operational Amplifiers

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

OPERATIONAL AMPLIFIER APPLICATIONS

CE/CS Amplifier Response at High Frequencies

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

ESE319 Introduction to Microelectronics. Feedback Basics

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

FEEDBACK AND STABILITY

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

ECEN 326 Electronic Circuits

Homework Assignment 09

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Sample-and-Holds David Johns and Ken Martin University of Toronto

Frequency Dependent Aspects of Op-amps

Homework Assignment 11

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ESE319 Introduction to Microelectronics. Feedback Basics

ECE 546 Lecture 11 MOS Amplifiers

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Laboratory III: Operational Amplifiers

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Electronics II Physics 3620 / 6620

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Homework 6 Solutions and Rubric

Stability and Frequency Compensation

Chapter 9: Controller design

Operational amplifiers (Op amps)

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Lecture 4: Feedback and Op-Amps

D is the voltage difference = (V + - V - ).

University of Toronto. Final Exam

Homework Assignment 08

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Lecture 37: Frequency response. Context

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Unit 8: Part 2: PD, PID, and Feedback Compensation

PHYS225 Lecture 9. Electronic Circuits

Lecture 150 Simple BJT Op Amps (1/28/04) Page 150-1

EE100Su08 Lecture #9 (July 16 th 2008)

Section 4. Nonlinear Circuits

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Feedback design for the Buck Converter

Electronics II. Final Examination

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ESE319 Introduction to Microelectronics. Output Stages

Feedback Control G 1+FG A

Sophomore Physics Laboratory (PH005/105)

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

Pipelined multi step A/D converters

55:041 Electronic Circuits The University of Iowa Fall Final Exam

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE C245 ME C218 Introduction to MEMS Design Fall 2011

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Switched Capacitor: Sampled Data Systems

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

Design of a Lead Compensator

EE105 Fall 2014 Microelectronic Devices and Circuits

Lectures on STABILITY

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Appendix A Butterworth Filtering Transfer Function

I. Frequency Response of Voltage Amplifiers

Integrated Circuit Operational Amplifiers

6.302 Feedback Systems

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

Compensator Design for Closed Loop Hall-Effect Current Sensors

ECE 6412, Spring Final Exam Page 1

Biasing the CE Amplifier

Systematic Design of Operational Amplifiers

Analog Circuits and Systems

Chapter 2 Switched-Capacitor Circuits

or Op Amps for short

ECE3050 Assignment 7

V in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Operational amplifiers (Op amps)

Lecture 5: DC & Transient Response

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Transcription:

MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1

TWO STAGE CMOS OP-AMP It consists of two stages: First stage amplifier is a differential amplifier: Q1-Q2 with active loads Q3-Q4 and biasing current source Q5- Q8 Second stage amplifier is a Common Source amplifier Q6 with active load Q7 Figure from Sedra/Smith Copyright 2010 by Oxford University Press, Inc. 2

TWO STAGE CMOS OP-AMP The two stage CMOS op-amp can be modeled as follows: G m1 & G m2 is the trans-conductance gains of the 1 st and 2 nd stage respectively R 1 & R 2 is the output resistances of the 1 st and 2 nd stage respectively C 1 & C 2 is the parasitic capacitances of the 1 st and 2 nd stage respectively C c is used as a compensation capacitance to control the bandwidth Figure from Sedra/Smith Copyright 2010 by Oxford University Press, Inc. 3

TWO STAGE CMOS OP-AMP The model parameters are derived at the mid-band (All capacitors are open circuit) V o1 = g m1,2 R 1 V 1 V 2 G m1 = g m1,2 R 1 = r ds2 r ds4 V out = g m6 R 2 V o1 G m2 = g m6 R 2 = r ds6 r ds7 A Vd = g m1,2 g m6 R 1 R 2 4

TWO STAGE CMOS OP-AMP Op-amp High frequency gain is given by: G m1 G m2 R 1 R 2 1 C c s G A Vd s = m2 1 + s C C + C 2 R 2 + C C + C 1 R 1 + G m R 1 R 2 C C + s 2 R 1 R 2 C C C 1 + C C C 2 + C 1 C 2 The transfer function is characterized by two poles and one zero 5

TWO STAGE CMOS OP-AMP Op-amp High frequency gain is given by: A Vd s = A Vo 1 s ω z 1 + s 1 + s ω p1 ω p2 A Vo = G m1 G m2 R 1 R 2 ω z = G m2 C c ω p1 1 G m2 R 1 R 2 C c ω p2 G m2 C c C 1 C 2 + C C C 1 + C 2 G m2 C 1 + C 2 C C controls the bandwidth of the op-amp! 6

COMPENSATION THEORY Stability of Closed-loop Systems 7

CLOSED-LOOP SYSTEMS USING OP-AMPS Voltage op-amps are used to realize different analog signal processing applications Negative feedback concept is used to implement these applications Example: Inverting amp. v O v I = R 2 R 1 This transfer function is derived under the assumption that the amplifier is ideal (infinite gain and zero input current) This is a closed loop system formed with op-amp in feed-forward path and resistor network (R 1 and R 2 ) in the feedback path Figure from Sedra/Smith Copyright 2010 by Oxford University Press, Inc. 8

CLOSED-LOOP SYSTEMS USING OP-AMPS Comparing the inverting amplifier with the closed-loop system v O v I = R 2 R 1 A = v O v I = a(s) 1 + a s f f = R 1 R 2 A(ω = 0) = a(ω = 0) 1 + a(ω = 0) f for af 1 Figure from Sedra/Smith Copyright 2010 by Oxford University Press, Inc. v O v I 1 f 9

CLOSED-LOOP SYSTEMS USING OP-AMPS Closed-loop system employing negative feedback must be stable for proper operation Thus, the system eqn. roots must satisfy the stability condition, Poles are in the left half plane A critically stable system is realized when the poles are on the jω axis Since the feedback network is purely passive, the stability depends on the amplifier s frequency response a(s) af @unity gain freq. = 1 = 0dB Phase af @unity gain freq. > 180 10

CLOSED-LOOP SYSTEMS USING OP-AMPS An important frequency is the unity gain freq. ω T The frequency at which the loop gain a s = ω T f = 1 magnitude equals to one (Zero db) Critically stable system condition Phase margin is an indication for stability It is calculated as the phase of the loop gain at the unity gain frequency (Critical stable condition) A = v O v I = a(s) 1 + a s f Critcally stable system @ 1 + a s = ω T f = 0 Phase margin = 180 + Phase a s = ω T f af @unity gain freq. = 1 = 0dB Phase af @unity gain freq. > 180 11

CLOSED-LOOP SYSTEMS USING OP-AMPS A standard 60 deg. Phase margin is sufficient to stabilize the loop and reduce the overshoot in the system transient response Phase margin = 180 120 = 60 Phase a s = ω T f = 120 a s = ω T f = 1 a s = ω T = 1 f A s = ω T = a s = ω T 1 + e j120 A s = ω T = 1 f Critcally stable system @ 1 + a s = ω T f = 0 af @unity gain freq. = 1 = 0dB Phase af @unity gain freq. > 180 12

COMPENSATION OF CLOSED LOOP AMP. Assume that a(s) is a three pole amplifier, and f=1 The phase margin is negative for the closed loop We have to stabilize the loop by adding a dominant pole to the system 13

EX.: COMPENSATION OF OP-AMPS By adding a compensating capacitor across the second stage, we can control the phase margin of the op-amp Increasing the phase margin stabilize any closed-loop system realized using the op-amp We have to select the value of Cc to achieve the desired phase margin A Vd s = A Vo 1 s ω z 1 + s 1 + s ω p1 ω p2 ω p1 1 G m2 R 1 R 2 C c ω p2 G m2 C 1 + C 2 ω z = G m2 C c 14

COMPENSATION OF OP-AMPS The first pole P1 is the dominant pole (very small compared to the zero and the second pole) P1 introduces 90 phase shift before the unity gain frequency The phase margin is affected by the second pole and zero A Vd s = A Vo 1 s ω z 1 + s ω 1 + s p1 ω p2 A Vo 1 + s ω p1 A Vo ω p1 s unity gain freq. ω T A Vo ω p1 ω z = G m2 C c ω p1 1 G m2 R 1 R 2 C c ω p2 G m2 C 1 + C 2 15

EXAMPLE For a two stage voltage Op-amp given in figure, calculate the unity gain frequency and phase margin? A Vd s = A Vo 1 s ω z 1 + s 1 + s ω p1 ω p2 A Vd jω T = A Vo 1 + ω T ω p1 2 1 + ω T ω z 2 1 + ω T ω p2 2 = 1 Phase margin = 180 tan 1 ω T ω z tan 1 ω T ω p1 tan 1 ω T ω p2 For stable system the phase margin should be greater than zero 16

COMPENSATION OF OP-AMPS Note: To check the speed of op-amp, the Slew rate is calculated/measured Slew rate is the rate of change of the output voltage, when the opamp is used as a buffer at unit step input SR = dv O dt V i (t) = 2 V i (s) = 2 s A FB s 1 1 + s ω p1 V O (s) = 2 s 1 1 + s ω p1 V O (t) = 2 1 e ωp1t Figure from Gray/Meyer Copyright by John Wiley & Sons, Inc. 17

COMPENSATION OF OP-AMPS The higher the 3-dB frequency is the faster the output response V O (t) = 2 1 e ω p1t However, the high input voltage causes the input stage to saturate (Q1 off and Q2 on) Thus all the current of Q5 will flow in C C SR = dv O dt = I D5 C c Predicted Response Actual Response Figure from Gray/Meyer Copyright by John Wiley & Sons, Inc. 18

NOTES We can control the op-amp specs as follows: Choosing the transistors trans-conductance gain g m controls the gain (Change biasing current I D or Aspect ratio W/L) g m can be used to control poles (consequently it controls phase margin, stability and slew rate) There are different techniques to change the poles of the opamp (Check the reference!) 19

DESIGN EXAMPLE CMOS Op-amp design 20

CMOS DESIGN OF VOLTAGE OP-AMPS For the two stage op-amp shown in Figure, find the following: All DC currents as a function of I REF Expression of the mid-band gain The maximum and minimum input voltage range The maximum and minimum output Voltage range Expressions of the poles and zeros If the zero is 5 times the unity gain frequency, what is the value of the second pole to achieve 45 phase margin? 21