Switched Capacitor: Sampled Data Systems

Similar documents
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto

System on a Chip. Prof. Dr. Michael Kraft

Switched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology

EE247 Analog-Digital Interface Integrated Circuits

Homework Assignment 11

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Advanced Current Mirrors and Opamps

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Lab #4 Capacitors and Inductors. Capacitor Transient and Steady State Response

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

EE100Su08 Lecture #9 (July 16 th 2008)

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Chapter 2 Switched-Capacitor Circuits

Frequency Dependent Aspects of Op-amps

OPAMPs I: The Ideal Case

Sophomore Physics Laboratory (PH005/105)

ECE 546 Lecture 11 MOS Amplifiers

D is the voltage difference = (V + - V - ).

Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits

Pipelined multi step A/D converters

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Homework Assignment 08

Exploring Autonomous Memory Circuit Operation

Alternating Current Circuits. Home Work Solutions

Yet More On Decoupling, Part 5 When Harry Regulator Met Sally Op-Amp Kendall Castor-Perry

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

Feedback design for the Buck Converter

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

Fundamentals of Engineering Exam Review Electromagnetic Physics

Electronics Capacitors

13 Amp Programmable DC/DC Regulator PTK series. 3.3VDC, 5VDC, or 12VDC Input

ECE 202 Fall 2013 Final Exam

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

Chapter 9 Frequency Response. PART C: High Frequency Response

OPERATIONAL AMPLIFIER APPLICATIONS

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

0 t < 0 1 t 1. u(t) =

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Key Features

Danger High Voltage! Your friend starts to climb on this... You shout Get away! That s High Voltage!!! After you save his life, your friend asks:

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Operational Amplifiers

CE/CS Amplifier Response at High Frequencies

Feedback Control G 1+FG A

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

Design of Analog Integrated Circuits

ECE Spring 2017 Final Exam

PHYS225 Lecture 9. Electronic Circuits

ECEN 326 Electronic Circuits

Coulomb s constant k = 9x10 9 N m 2 /C 2

Stability & Compensation

PURPOSE: See suggested breadboard configuration on following page!

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Electronic Circuits Summary

388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

ENERGY AND TIME CONSTANTS IN RC CIRCUITS By: Iwana Loveu Student No Lab Section: 0003 Date: February 8, 2004

DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS

RC, RL, and LCR Circuits

Pre-Lab. Introduction

MAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

Time Varying Circuit Analysis

ECE2210 Final given: Spring 08

Lecture 4: Feedback and Op-Amps

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Bipolar Emitter-Follower: Riso w/dual Feedback

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i

Application Report. Mixed Signal Products SLOA021

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Operational Amplifiers

Nyquist-Rate D/A Converters. D/A Converter Basics.

Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A

Distributing Tomorrow s Technologies For Today s Designs Toll-Free:

EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

Laboratory III: Operational Amplifiers

Spiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp

ECE Networks & Systems

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

KIA7805API~ KIA7824API BIPOLAR LINEAR INTEGRATED CIRCUIT SEMICONDUCTOR TECHNICAL DATA

Operational amplifiers (Op amps)

Print Name : ID : ECE Test #1 9/22/2016

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Designing Information Devices and Systems I Discussion 8B

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Exercise 1: Capacitors

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Topic 4. The CMOS Inverter

Exercise 1: RC Time Constants

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Stability and Frequency Compensation

Transcription:

Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1

Resistor & Charge Relationship I + V - I Resistance is defined in terms of current (I) and voltage (V). I = Q t Current is the rate of change of charge. R = V I = V t Q R = V/I Theory-Basic SC and Anadigm-2

Switching Charge to a Capacitor Theory-Basic SC and Anadigm-3

Switched Capacitor as a Resistor Equivalent resistance Contains no R Goes UP as C goes down Function only of C and clock period (T) Ratios Independent of clocks Depends on capacitor matching Theory-Basic SC and Anadigm-4

Why Switched Capacitor? RC constants with only C s Area savings - much smaller for large R Better resistor values Better tolerance; typically ± 1.0% Better matching - typically ± 0.1% Better Linearity Wider range The extras Phase swapping Frequency dependent RC s Theory-Basic SC and Anadigm-5

Phase Swapping Theory-Basic SC and Anadigm-6

The Clock as a System Reference Corner frequency can be changed by changing the clock frequency Theory-Basic SC and Anadigm-7

Switched Capacitor Circuits are Sampled Data Systems Inputs and outputs may be valid only on certain phases Subject to sampled data system constraints φ1 φ2 φ1 φ2 φ1 φ2 Theory-Basic SC and Anadigm-8

Expression of Sampled Data Function V t Q t Q 1 = CV 1 V t Q = CV 0 1 Q t φ1 φ2 φ1 φ2 φ1 φ2 Theory-Basic SC and Anadigm-9 t=-2 t=-1 t=0 (= now )

Sampled Data Example C2 Qfb0 = C2 Vout 0 Vin C1 Qin Qfb Qi Ci Qi0 = Ci ( Vout0 Vout 1) Vout Qin = C Vin 0 1 1 C 1 Vin 1 1 + C2 Vout0 + Ci ( Vout0 Vout ) = 0 Theory-Basic SC and Anadigm-10

And we get : AnadigmDesigner Simulator Equation! Vin C1 C2 Ci Vout nc i All SC functions are about ratios of capacitors. Normalise all caps connected to an integrator stage to the integrator cap (=C 2 here). So: =1 C1 nc 1 = C i C2 nc2 = C i On φ2 : On φ1 : Vout 1 = ( 1 1 (1 + ) Vout + nc Vin nc 0 1 2 Vout0 = Vout 1 ) Theory-Basic SC and Anadigm-11

Performance: Programming Boundaries Op-amp dynamics Gain-bandwidth product Op-amp slew rate Loading limits Input offset Limit on filter order Capacitance spread Theory-Basic SC and Anadigm-12

Opamp Gain Bandwidth Product 80dB 40dB 0dB 120kHz There is a natural trade-off between bandwidth and gain This knowledge is built into the IPmodules Theory-Basic SC and Anadigm-13

Op-amp Slew Rate Defines speed at which large transitions in output voltage are made. The op-amp is no longer operating in small-signal mode (the virtual ground is destroyed temporarily) This is separate to GB product It arises from internal features of the op-amp, and is not a feature of capacitive loading Note: excess capacitive load causes op-amp instability (ringing) Anadigm op-amp s are designed to drive 100pF load at unity gain About 6 or 7 full-size input caps Theory-Basic SC and Anadigm-14

Input Offset C3 C2 Vin = 0 C1 Vos Vout V out = V os ( C 1 + C3) C 3 Anadigm 3.3volt products have an internal offset nulling circuit this reduces the effective offset from a few mil-volts to less than 250 microvolts. 5 volt products do not have this feature Theory-Basic SC and Anadigm-15

Filter Order In theory, very large filters can be constructed with Anadigm s dpasp and FPAA products, 8 poles with each device and multiple devices can be used. All the previous effects are cumulative and will put a practical limit on filters that can be built. A rule of thumb, a maximum order of about 10-12 can be realised without special consideration of the second order effects mentioned previously (e.g. C-message telecoms filter) Higher order filters with poles in their transfer function (IIR filters) are not often called for anyway. Theory-Basic SC and Anadigm-16

Capacitance Spread The ratio of C max to C min in a given Switched Capacitor stage Limits CAM parameter ranges Lowest filter cut-off frequency Minimum and maximum gain settings Maximum length of integrator time-constant Theory-Basic SC and Anadigm-17

Extending Capacitance Spread C3 C2a C2b Vin C1 Vout Uses parallel combinations of available capacitors Many of Anadigm s CAM use this technique. Theory-Basic SC and Anadigm-18