Finite State Machine. By : Ali Mustafa

Similar documents
Chapter 5 Synchronous Sequential Logic

Sequential Synchronous Circuit Analysis

Synchronous Sequential Logic

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

Analysis and Design of Sequential Circuits: Examples

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Chapter 4 Part 2 Sequential Circuits

Lecture (08) Synchronous Sequential Logic

Lecture 8: Sequential Networks and Finite State Machines

6 Synchronous State Machine Design

Synchronous Sequential Logic. Chapter 5

Lecture 10: Synchronous Sequential Circuits Design

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

FSM model for sequential circuits

Clocked Synchronous State-machine Analysis

Finite State Machine (FSM)

Digital Circuits and Systems

ELE2120 Digital Circuits and Systems. Tutorial Note 9

Synchronous Sequential Circuit Design. Digital Computer Design

FYSE420 DIGITAL ELECTRONICS

Sequential Circuit Analysis

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Synchronous Sequential Logic Part I. BME208 Logic Circuits Yalçın İŞLER

The Design Procedure. Output Equation Determination - Derive output equations from the state table

CprE 281: Digital Logic

Sequential logic and design

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

Logical design of digital systems

Lecture 17: Designing Sequential Systems Using Flip Flops

Clocked Sequential Circuits UNIT 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS. Analysis of Clocked Sequential Circuits. Signal Tracing and Timing Charts

Chapter 7. Synchronous Sequential Networks. Excitation for

Synchronous Sequential Logic Part I

Fundamentals of Digital Design

CSE140: Digital Logic Design Registers and Counters

Different encodings generate different circuits

Lecture 3 Review on Digital Logic (Part 2)

ECE380 Digital Logic. Synchronous sequential circuits

Models for representing sequential circuits

Chapter 15 SEQUENTIAL CIRCUITS ANALYSIS, STATE- MINIMIZATION, ASSIGNMENT AND CIRCUIT IMPLEMENTATION

Digital Logic Design - Chapter 5

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

CSE 140: Components and Design Techniques for Digital Systems. Lecture 9: Sequential Networks: Implementation

Counters. We ll look at different kinds of counters and discuss how to build them

Sequential Circuits Sequential circuits combinational circuits state gate delay

EGR224 F 18 Assignment #4

Chapter 5 Synchronous Sequential Logic

or 0101 Machine

Digital Logic Design - Chapter 4

Sequential Circuit Design

CE1911 LECTURE FSM DESIGN PRACTICE DAY 1

Chapter 6. Synchronous Sequential Circuits

Overview of Chapter 4

EEE2135 Digital Logic Design

Sequential Logic Circuits

Homework #4. CSE 140 Summer Session Instructor: Mohsen Imani. Only a subset of questions will be graded

10/12/2016. An FSM with No Inputs Moves from State to State. ECE 120: Introduction to Computing. Eventually, the States Form a Loop

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

Synchronous Sequential Circuit Design

11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of

Analysis of clocked sequential networks

Digital Design. Sequential Logic

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Chapter 4. Sequential Logic Circuits

Q: Examine the relationship between X and the Next state. How would you describe this circuit? A: An inverter which is synched with a clock signal.

ELCT201: DIGITAL LOGIC DESIGN

Digital Design 2010 DE2 1

EECS150 - Digital Design Lecture 23 - FSMs & Counters

CSCI 2150 Intro to State Machines

CPE100: Digital Logic Design I

Lecture 14: State Tables, Diagrams, Latches, and Flip Flop

Introduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010

Timing Constraints in Sequential Designs. 63 Sources: TSR, Katz, Boriello & Vahid

Topic 8: Sequential Circuits

Synchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1

Philadelphia University Student Name: Student Number:

Ch 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

Chapter 6 Introduction to state machines

Mealy & Moore Machines

EE 209 Logic Cumulative Exam Name:

14:332:231 DIGITAL LOGIC DESIGN

EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

CSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid

Present Next state Output state w = 0 w = 1 z A A B 0 B A C 0 C A C 1

Digital Logic Design. Midterm #2

ENGG 1203 Tutorial. Solution (b) Solution (a) Simplification using K-map. Combinational Logic (II) and Sequential Logic (I) 8 Feb Learning Objectives

ECE 341. Lecture # 3

Review for B33DV2-Digital Design. Digital Design

14.1. Unit 14. State Machine Design

Lecture 13: Sequential Circuits, FSM

ALU, Latches and Flip-Flops

Design of Sequential Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits


Transcription:

Finite State Machine By : Ali Mustafa

So Far We have covered the memory elements issue and we are ready to implement the sequential circuits. We need to know how to Deal(analyze) with a sequential circuit?

How could you describe circuit? Truth table Logic function between input and output F = A+B => if A= 1 and B= 0 F= 1 if A =0 and B=0 F=0 (not depends on the pervious value of F) How could you describe a sequential circuit? The sequential circuit output is now function in the inputs and past outputs So, we need a tool to help us describe the behavior of the circuit.

Finite State Machine (FSM) Finite State Machine is a tool to model the desired behavior of a sequential system. The designer has to develop a finite state model of the system behavior and then designs a circuit that implements this model. A FSM consists of several states. Inputs into the machine are combined with the current state of the machine to determine the new state or next state of the machine. Depending on the state of the machine, outputs are generated based on either the state or the state and inputs of the machine.

How to describe FSM? 1. State equation ( transition equation ) input variables, present states, next states equation 2. State table input variables, present states,next states, truth table 3. State diagram

State tables Table is another way to represent an FSM with an emphasis on exploring all Event/State combinations Similar to the truth table Doesn t contain the system clock when specifying its transitions (it is implicit that transitions occur only when allowed by clock) Unless different stated, all the transitions are occurring on the positive edge of the clock

Design of Sequential Circuits The procedure of designing synchronous sequential circuits can be summarized as follows: 1. From the word description and specs of the desired operation, derive a state diagram for the circuit 2. Assign binary values to the states. 3. Obtain the binary-coded state table 4. Choose the type of flip-flops to be used. 5. Derive the simplified flip-flop input and output equations. 6. Draw the logic diagram.

State Transition Diagrams Used to visually represent any Finite State Machine Emphasis is on identifying states and possible transitions Circles represent States Arrows represent Transitions

Example Using T-type FFs, design a 3-bits binary counter that can count in binary from 0 to 7 with step 1

1-Derive the state diagram As we need a 3 binary bits to represent the numbers from 0 to 7so we need 1 T-FF to generate 1binary bit We need 3 T-FF to implement this design

2-Derive state table

K-map for the FF output equations

Draw Circuit logic diagram

Analysis with D Flip Flop : Circuit, State Diagram, State Table Input Equation = DA = A ɸ x ɸ y

Example 1: Circuit, State Diagram, State Table

Example 1: State Equation A(t+1) = A(t)x(t) + B(t)x(t) B(t+1) = A (t)x(t) Y(t) = *A(t) + B(t)+x (t)

Example 2: Analysis with T Flip Flop Characteristic equation of T is Q(t+1) = T ɸ Q = T Q + TQ NOTE : ɸ is exclusive Output Equation will be TA = BX TB = X Y = AB

Example 2: Analysis with T Flip Flop

Types of State Machines Mealy Model for FSM Characterized by Outputs are a function of both inputs and current state Inputs Next State Logic Excitation State Memory (F/F) Current State Output Logic Outputs CLOCK

Types of State Machines Moore Model for FSM Characterized by Outputs are a function current state only Inputs Next State Logic Excitation State Memory (F/F) Current State Output Logic Outputs CLOCK

Problem : Already Discussed Analyze the following sequential circuit How to analyze any sequential circuit You need to know : State equation State diagram State table

Solution: 1-Determine State equation

Solution:2-Create State table

Solution :3-Construct the state diagram

Self Study 1. Analysis of JK Flip Flop 2. Detail study of Mealy & Moore Models