ANALYSIS OF TRANSISTOR FEEDBACK AMPLIFIERS

Similar documents
Lectures on FEEDBACK FB-1. Feedback. Analog Circuit Design FB-5 FB-2. Feedback (Cont.) Feedback (Cont.) There are 4 basic kinds of Feedback Circuits :

Feedback and Oscillator Circuits

Feedback Principle :-


Lecture 7: Two-Ports (2)

Feedback Transimpedance & Current Amplifiers

ECE Analog Integrated Circuit Design - II P.E. Allen

320-amp-models.tex Page 1 ECE 320. Amplifier Models. ECE Linear Active Circuit Design

Electronics II. Midterm #2

ECE 1311: Electric Circuits. Chapter 2: Basic laws

or Op Amps for short

ECE321 Electronics I

Electronics II. Final Examination

Operational Amplifiers

Lecture 7: Transistors and Amplifiers

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Lesson #14. Section BME 373 Electronics II J.Schesser

1. Review of Circuit Theory Concepts

Transistors. Lesson #10 Chapter 4. BME 372 Electronics I J.Schesser

Analog Circuits and Systems

55:141 Advanced Circuit Techniques Two-Port Theory

Review of Circuit Analysis

Electronics II. Midterm #2

Exact Analysis of a Common-Source MOSFET Amplifier

Two Port Characterizations

Department of Electrical and Computer Engineering FEEDBACK AMPLIFIERS

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Operational amplifiers (Op amps)

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

Lecture 17 Date:

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

OPERATIONAL AMPLIFIER APPLICATIONS

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Operational amplifiers (Op amps)

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

Goals for today 2.004

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

55:141 Advanced Circuit Techniques Two-Port Theory

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

ECE 6412, Spring Final Exam Page 1

Taking the Laplace transform of the both sides and assuming that all initial conditions are zero,

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

PHYS225 Lecture 9. Electronic Circuits

SPS Presents: A Cosmic Lunch!

EE105 Fall 2014 Microelectronic Devices and Circuits

Electronics II. Midterm #1

Understanding Loading in Feedback Amplifier Analysis

ECE2262 Electric Circuits

ANNOUNCEMENT ANNOUNCEMENT

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

MAE140 - Linear Circuits - Winter 09 Midterm, February 5

LECTURE 12 Lossy Converters (Static State Losses but Neglecting Switching Losses) HW #2 Erickson Chapter 3 Problems 6 & 7 A.

OPAMPs I: The Ideal Case

SWITCHED CAPACITOR AMPLIFIERS

Brian Blais Quick Homemade Guide to Circuits

EE100Su08 Lecture #9 (July 16 th 2008)

EIT Review. Electrical Circuits DC Circuits. Lecturer: Russ Tatro. Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1

Homework 6 Solutions and Rubric

55:041 Electronic Circuits The University of Iowa Fall Final Exam

ECE2262 Electric Circuits. Chapter 5: Circuit Theorems

55:041 Electronic Circuits

ESE319 Introduction to Microelectronics. Feedback Basics

Circuits. PHY2054: Chapter 18 1

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

R R V I R. Conventional Current. Ohms Law V = IR

Feedback in Electronic Circuits

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Feedback Control G 1+FG A

T-model: - + v o. v i. i o. v e. R i

Section 4. Nonlinear Circuits

Introduction of Two Port Network Negative Feedback (Uni lateral Case) Feedback Topology Analysis of feedback applications

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Copyright Paul Tobin 63

Konstruktion av Vippor och Latchar

Power lines. Why do birds sitting on a high-voltage power line survive?

Series & Parallel Resistors 3/17/2015 1

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018

CHAPTER.4: Transistor at low frequencies

Input and Output Impedances with Feedback

U1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V.

) Rotate L by 120 clockwise to obtain in!! anywhere between load and generator: rotation by 2d in clockwise direction. d=distance from the load to the

Lecture 2 Feedback Amplifier

Bipolar Junction Transistor (BJT) - Introduction

Chapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

ANALOG ELECTRONICS DR NORLAILI MOHD NOH

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

General Amplifiers. Analog Electronics Circuits Nagamani A N. Lecturer, PESIT, Bangalore 85. Cascade connection - FET & BJT

Chapter 2 Circuit Elements

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

EE40 Lec 20. MOS Circuits

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Direct Current (DC) Circuits

ECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model

ELG4125: Power Transmission Lines Steady State Operation

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

Analog Design Challenges in below 65nm CMOS

Transcription:

ECE 3050 Analysis of s Page 1 ANALYSS F TANSST FEEDBACK AMPLFES Steps n Analyzing s 1. dentify the topology. 2. Determine whether the is positive negative. 3. pen the loop and calculate A, ß,, and o. 4. se the Table to find A f, f and of A F, F, and of. 5. se the infmation in 4.) to find whatever is required (ut /n, n, out, etc.) Generic Concept Properties of a Generic A signal can only go out the terminal A signal can only go in the terminal A signal can in out the terminal dentification of the Topology solate the input and output transist(s) and apply the following identification. nput Series: v s Shunt: utput Series: L Shunt: L L L

ECE 3050 Analysis of s Page 2 EXAMPLE F FEEDBACK TPLGY DENTFCATN se the rules of identifying topologies to identify the four different topologies f the circuits shown below. Circuits 1 and 2 5V M3 M4 V in M1 M2 M5 M6 V out1 V out2 M7 5V Circuits 3 and 4 5V M3 M4 M5 V out1 V in M1 M2 M6 V out2 M7 5V

ECE 3050 Analysis of s Page 3 LES F DENTFYNG PSTVE AND NEGATVE FEEDBACK 1. dentify the loop by tracing its path on the diagram. f there are alternate paths, always choose the path with the highest loop gain. (emember that a signal can go in the "" "" terminal of a transist and can only come out the "" "" terminal.) 2. At any point on the loop, assume the signal is positive and put a "" mark at that point. Trace the signal around the loop remembering that the signal only inverts when it goes in a "" terminal and out the "" terminal of a transist. All other paths through a transist do not invert (i.e., "" to "" and "" to ""). 3. When you have traced the polarity of the signal around the loop back to the point where you placed the "", the is negative if the signal polarity is "" and positive if the signal polarity is "". Example 1 2 1 4 1 3 Example 2 5V V in M3 M4 M5 M1 M2 M6 V out1 V out2 M7 5V

ECE 3050 Analysis of s Page 4 EXAMPLE F FEEDBACK TPLGY DENTFCATN se the rules of identifying topologies to create the four different negative topologies using the identical starting structure. 1. VoltageVoltage (SeriesShunt) 2. CurrentVoltage (ShuntShunt) 2 4 2 4 1 1 1 3 1 3 3. VoltageCurrent (SeriesSeries) 4. CurrentCurrent (ShuntSeries) 2 4 2 4 1 1 1 3 1 3

ECE 3050 Analysis of s Page 5 LES F ANALYSS F TANSST FEEDBACK AMPLFES SeriesShunt nput nput est of utput utput = esistance seen looking out the terminal of the input transist with = 0. = esistance seen looking out the terminal of the output transist with = 0. SeriesSeries nput est of utput utput = esistance seen looking out the terminal of the input transist with = 0. = esistance seen looking out the terminal of the output transist with = 0. ShuntShunt nput est of nput nput utput utput = esistance seen looking out the terminal of the input transist with = 0. = esistance seen looking out the terminal of the output transist with = 0. ShuntSeries nput utput nput est of utput = esistance seen looking out the terminal of the input transist with = 0. = esistance seen looking out the terminal of the output transist with = 0.

ECE 3050 Analysis of s Page 6 Summary of the mptant elationships of penloop and Closedloop s. Quantity nputoutput variable Voltage Transconductance Transresistance Current Voltagevoltage Voltagecurrent Currentvoltage Currentcurrent Small Signal Model A vf n o o o Gmf n mf n Aif n o Small Signal S with o S o io S Source & Load L A vf v ol S o io i G mf L mf i A if L deal S S = 0 S << S = 0 S << S = S >> S = S >> deal L L = L >> o L = 0 L << o L = L >> o L = 0 L << o verall Fward L A vf o G mf S L mf S o A if Gain AV= GM= M= ( S )( L o ) ( S i)( L o ) ( S i)( L o ) A = ( S i)( L o ) Topology Seriesshunt Seriesseries Shuntshunt Shuntseries deal ß, finite F F F S and L T F F i F o o Small i v S o o s βv L o A Signal Models vf v i L v s o β L L F S β i G mf v mf i S βio i Aif T F ClosedLoop Gain (deal S and L ) ClosedLoop nput esistance (deal S and L ) ClosedLoop utput esistance (deal S and L ) ClosedLoop Gain ClosedLoop nput esistance ClosedLoop utput esistance utput esistance of Series utput Fb. Ckt A vf = Avf (1A vf ß v ) G mf = Gmf (1G mf ß g ) F = (1 A vf ß v ) F = (1 G mf ß g ) of = A VF = o of = o (1 mf ß g ) 1 A vf ß v AV (1A V ß v ) F = ( S )(1A V ß v ) F = o L o L 1 A V ßv T = F G MF = GM (1G M ß g ) mf = F = of = F = ( S )(1 G M ß g ) F = mf (1 mf ß r ) A if = Aif (1A if ß i ) 1 mf ß if = r 1 A if ß i o of = o (1 A if ß i ) 1 mf ß r M MF = (1 M ß r ) S o L F = o L ( o L )(1G M ß g ) F = 1 M ßr S 1 M ß r F = A A F = (1A ß i ) S S 1 A ß i F = ( o L )(1A ß i ) T = L F ( F L ) T = F T = L F ( F L )