Time Depending Dielectric Breakdown. NVM Endurance, Data Retention, and. Negative Bias Temperature Instability. Human Body Model / Machine Model

Similar documents
Microsemi Power Modules. Reliability tests for Automotive application

Qualification Test Method and Acceptance Criteria

Reliability Testing. Process-Related Reliability Tests. Quality and Reliability Report. Non-Volatile Memory Cycling Endurance

Analog & MEMS Group (AMG)

Product Change Notification

RELIABILITY REPORT WAU88XX/ NAU8401XX/ NAU8501XX/ NAU8820XX SERIES. FUNCTION : Stereo Audio CODEC. PROCESS : TSMC 0.18um

PRODUCT RELIABILITY REPORT

PRODUCT BULLETIN Generic Copy 04-OCT-2000 TITLE: SC74 PACKAGE STANDARDIZATION AND LEADFRAME CHANGE

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

PRODUCT RELIABILITY REPORT

AOS Semiconductor Product Reliability Report

Reliability Qualification Report

AOS Semiconductor Product Reliability Report

Product Change Notices. Subject: Apply Cu bonding wire on and AME5269 SOP-8 package

DS1210, Rev C1. Dallas Semiconductor

Quality and Reliability Report

xr SiC Series 1200 V Schottky Diode Platform 15A, 10A, 5A / 30A, 20A

Cypress Semiconductor Technology Qualification Plan

Production Reliability Monitoring

Product/Process Change Notice

MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT

Introduction to Reliability Simulation with EKV Device Model

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter

60 V, 0.3 A N-channel Trench MOSFET

FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products

2 Input NAND Gate L74VHC1G00

DATASHEET ISL70024SEH, ISL73024SEH. Features. Applications. Related Literature. 200V, 7.5A Enhancement Mode GaN Power Transistor

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

Cypress Semiconductor Qualification Report QTP# VERSION 1.0 May, 1997

POWER MOSFET, N-CHANNEL, RADIATION HARDENED, HIGH RELIABILITY, SPACE USE, DETAIL SPECIFICATION FOR

Super High AUTO (SHA) Series

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

Lecture 16: Circuit Pitfalls

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

TRENCHSTOP TM RC-Series for hard switching applications. IGBT chip with monolithically integrated diode in packages offering space saving advantage

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

Impact of BGA Warpage on Quality. Mike Varnau

Digital Integrated Circuits A Design Perspective

DATA SHEET. BF908WR N-channel dual-gate MOS-FET. Philips Semiconductors DISCRETE SEMICONDUCTORS Apr 25

TRENCHSTOP TM IGBT3 Chip SIGC158T170R3E

TRENCHSTOP TM IGBT3 Chip SIGC54T60R3E

ATmega16M1/32M1/32C1/64M1/64C1

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

The 74LV08 provides a quad 2-input AND function.

FINAL PRODUCT/PROCESS CHANGE NOTIFICATION Generic Copy 01-DEC SUBJECT: ON Semiconductor Final Product/Process Change Notification #13828

COTS BTS Testing and Improved Reliability Test Methods

SMD version of BUK125-50L

SEMICONDUCTOR MEMORIES

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Lecture 25. Semiconductor Memories. Issues in Memory

2W, 2816, SL Type Low Resistance Chip Resistor (Lead / Halogen Free)

74AHC1G00; 74AHCT1G00

2-input EXCLUSIVE-OR gate

CYPRESS SEMICONDUCTOR

Semiconductor Memories

LM34 - Precision Fahrenheit Temperature Sensor

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

The 74LVC1G11 provides a single 3-input AND gate.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

Holt Integrated Circuits Device Reliability Report

TRENCHSTOP TM IGBT3 Chip SIGC100T65R3E

The 74LV32 provides a quad 2-input OR function.

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Customer Approval Sheet

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

MM74C14 Hex Schmitt Trigger

This chip is used for: power modules. Applications: drives G. Mechanical Parameters Raster size 9.47 x 12.08

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

Logic Configuration Part Number Package Type Packing Method Quantity. IX4423N 8-Pin SOIC Tube 100 IX4423NTR 8-Pin SOIC Tape & Reel 2000

JEDEC PUBLICATION. Failure Mechanisms and Models for Semiconductor Devices

TO Advanced Isolation

74VHC00 Quad 2-Input NAND Gate

The 74LVC1G02 provides the single 2-input NOR function.

New Functions. Test mode and Specimen failure. Power cycle test system with thermal analysis capability using structure function.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

This chip is used for: power modules. Applications: drives G. Mechanical Parameters Raster size x 13.63

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

74AHC1G14; 74AHCT1G14

Single Event Effects Test Report

BUK A. N-channel TrenchMOS standard level FET

P-channel enhancement mode MOS transistor

74LV General description. 2. Features. 8-bit addressable latch

MM74C906 Hex Open Drain N-Channel Buffers

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

Data Sheet, Rev. 1.1, February 2008 TLE4294GV50. Low Drop Out Voltage Regulator. Automotive Power

IRLML2030TRPbF HEXFET Power MOSFET

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

BUK B. N-channel TrenchMOS logic level FET

SCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B

Thermal Measurement and Simulation of the Component Rework Profile Temperature

A I DM W/ C V GS. Thermal Resistance Symbol Parameter Typ. Max. Units

FEATURES SYMBOL QUICK REFERENCE DATA

Transcription:

For integrated circuits or discrete semiconductors select below: Mark change with an "x" Amkor-Kr to ASECL Assembly Transfer with Cu wire bonds Assessment of impact on Supply Chain regarding following aspects - contractual agreements - technical interface of processability/manufacturability of customer - form, fit, function, quality performance, reliability ID Type of change No Yes Headings ANY A2 A3 A4 A5 A6 B1 B2 B3 C1 C2 C3 C4 C5 C6 D1 D2 D3 D4 D5 E2 E3 E4 E5 E7 E9 E10 E11 E12 G1-4 G5 G6 G7 G8 3 4 5 6 7 8 9alt 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 Headi ngs DATA SHEET Headi ngs DESIGN Headi ngs PROCESS - WAFER PRODUCTION Headi ngs BARE DIE Headi ngs PROCESS - ASSEMBLY Headi ngs Headi ngs Headi ngs Headi ngs Change of w ire bonding Change in process technology (e.g., die attach, bonding, moulding, plating, trim and form, lead frame preperation, ) PACKING/SHIPPING EQUIPM ENT TEST FLOW Q-GATE Reason for exception of tests: -- Not required. I Information Note required. P PCN required. Hide Text Values: Hide Columns Values: Hide Rows Tests, which should be considered for the appropriate process change. A letter or " " indicates that performance of that stress test should be considered for the appropriate process change. CONDITIONS A Only for peripheral routing B For symbol rework, new cure time, temp C If bond to leadfinger D Design rule change E Thickness only F MEMS element only G Only from non-100% burned-in parts H Hermetic only J EPROM or EEPROM K Passivation only L Lead free M For devices requiring PTC N Passivation and gate oxide P Passivation and interlevel dielectric Q Wire diameter decrease S Required for plastic SMD only T Only for Solder Ball SMD U Only for through-hole devices V Only for smart power devices W For devices with memory sizes 1Mbit SRAM or DRAM => Please mark 'NO' with 'x', default is 'YES' Remaining risks on Supply Chain? P P -- P Tests, which should be considered for the appropriate process change after selection of condition table. Suppliers performed tests (mark with an 'X' for done or 'G' for generic) Form provided by ZVEI Revision 2.1 03/2015 Understanding of semiconductors experts Material, diameter, change in process technique and / or bonding diagram (--): If the change in process technology does not influence the integrety of the final product. (P): If the change in process technology can influence the integrety of the final product. Examples to explain e. g. change from Au to Cu material e. g. change from 25µm to 23µm diameter e. g. change from single to double bond e.g. change to green mold compound e. g. change of filler particles e. g. change of appearance (additional marking) B A Further applicable conditions A = impact of thermo mechanical stress caused by mismatch of mold compound, interconnecting technology and carrier is evident. AC TC SD PD LI EM Device N/A N/A N/A N/A N/A N/A N/A SM LU ED SC - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - LF LT DS EV PV TC AC IOL PD TS CA MS SD TR BS DS UIS DI Parameter Analysis: Strictly required only for Pow er devices. In general: Site audit for material change w ith impact on bondprocess (e.g. from Au to Cu) recommended. AEC-Q100: "For broad changes that involve multiple attributes (e.g., site, materials, processes), refer to section A1.3 of this appendix and section 2.3 of Q100, w hich allow s for the selection of w orst-case test vehicles to cover all the possible permutations." Whisker tests have to be done on monitoring basis! AEC-Q100: "For broad changes that involve multiple attributes (e.g., site, materials, processes), refer to section A1.3 of this appendix and section 2.3 of Q100, w hich allow s for the selection of w orst-case test vehicles to cover all the possible permutations." Worked on: (Name, Function) Date: 1-Apr-15 PCN number: 16157C Signature: Bobby Mays Device evaluation AEC-Q100 Revision H MATERIAL PERFORMANCE TEST RESULTS (on the basis of AEC-Q100 Revision H) includes integrated circuits (e.g. ASICs, µ-controler, memories, voltage regulators, smart power devices, logic devices, analog devices,... ) MATERIAL PERFORMANCE TEST RESULTS (on the basis of AEC-Q101 Revision D) includes e.g. small signal diodes (bipolar - and Schottky diodes), small signal transistors, MOSFETS, IGBTs, power diodes, additional to AEC-Q10x A: Application level B: Boardlevel Evaluation level C: Component level *: will become A/B/C after decision A / B / C ** : Not relevant for qualification matrix Line evaluation (can be evaluated by data or audit/on site check) AEC-Q100 Revision H Check of specification (for raw material only) Temperature Humidity Bias or biased HAST Autoclave or Unbiased HAST Temperature Cycling Power Temperature Cycling High Temperature Storage Life High Temperature Operating Life Early Life Failure Rate NVM Endurance, Data Retention, and Operational Life Wire Bond Shear Wire Bond Pull Solderability Physical Dimensions Solder Ball Shear Lead Integrity Electromigration Time Depending Dielectric Breakdown Hot Carrier Injection Negative Bias Temperature Instability Stress Migration Electronic Discharge Human Body Model / Machine Model Electronic Discharge Charged Device Model Latch up Electrical Distribution Characterisation Electromagnetic Compatibility Short Circuit Characterization Soft Error Rate Lead free THB PTC HTSL HTOL ELFR EDR WBS WBP SBS TDDB HCI NBTI HBM/MM CDM CHAR EMC SER MECH Hermetic Package Test DROP Package Drop Lid Torque Die Shear IWV Internal Water Vapor AEC-Q101 Revision D Check of specification (for raw material only) External Visual Parametric Verification High Temp. Rev. Bias High Temp. Gate Bias Temperature Cycle Autoclave H3TRB High. Accel. Stress Test Intermittent Oper. Life ESD Characterization Destruct. Phy. Analysis Physical Dimensions Terminal Strength Resistance to Solvents Constant Acceleration Vibration Variable Frequency Mechanical Shock Hermeticity Resist. to Solder Heat Solderability Thermal Resistance Wire Bond Strength Wire Bond Shear Die Shear Unclamp.Induct.Switch Dielectric Integrity HTRB HTGB H 3 TRB HAST ESD DPA RTS VVF HER RSH WBS Notes / Remarks Whisker test (IEC 60068-T2-82, JEDEC JESD201) Parameter-Analysis: Comparison of current with changed device characterization, electrical distribution Remarks X SEM-PA-08 C Q - - - - - - - - - - - - - - - M - - V - - H - - - - - - - - - - - - - - - - - - - - - - - X SEM-PA-11 Change of mold compound P P Change of mold compound. - M - - - - U - - - - - - - - - - - - W L - - - - - - - B - - - H - - - - A,F,G - e. g. change from inked marking to laser marking X SEM-PA-13 Change of product marking I P Marking on device. e. g. marking of pin 1 B - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - X SEM-PA-14 Please also check changes described under EQUIPMENT (SEM- EQ-01). - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - X SEM-PA-18 Move of all or part of assembly to a different location/site/subcontractor. P P Assembly transfer or relocation Dual source strategy C A or B = impact on other type of changes described under PROCESS ASSEMBLY and EQUIPMENT (SEM-EQ-01). M - - T U - - - - - - - - - - - - L H - - H H - - - H H - - - A,G,I,S,X - A - - M,Q - T U - - - - - - - - - - V W L H - - H H - - - - - H H - A,F,G,I,S,X - - - M,Q - T U - - - - - - - - - - V W L H - - H H - - - - - H H - A,F,G,I,S,X - X X X X X X X X X X X X X Comments