Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Similar documents
Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

NOTE: This page is a hierarchical representation of the design. Only the connectors are physical components.

Institute for Astronomy

HA Axis Parameter TCS1 Simulink Comment Tracking Velocity Average

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

HF SuperPacker Pro 100W Amp Version 3

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

PAGENET88 ZONE PAGING SYSTEM

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

CD300.

Quickfilter Development Board, QF4A512 - DK

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Ext C1.01uF. Tone 500K-A. Ext C2 470pF. To LTP. C uF LTP. From R30. Tone. Jmp. Stack R18 47K R R38 470K R21 470K. C17 0.1uF J13.

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

Reference Schematic for LAN9252-HBI-Multiplexed Mode

VFD CONTROLLER DISPLAY BOARD ASSEMBLY REV D

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

SVS 5V & 3V. isplsi_2032lv

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer


#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

:3 2 D e c o de r S ubs ys te m "0 " One "1 " Ze ro "0 " "0 " One I 1 "0 " One "1 " Ze ro "1 " Ze ro "0 " "0 "

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

GR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO

DRS 61: Incremental encoders, number of lines and zero pulse width freely programmable DRS 60: Incremental Encoders with Zero-Pulse-Teach

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Channel V/F Converter

DO NOT POPULATE FOR 721A-B ASSY TYPE

SC125MS. Data Sheet and Instruction Manual. ! Warning! Salem Controls Inc. Stepper Motor Driver. Last Updated 12/14/2004

PCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual

CD74HC221, CD74HCT221

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

MM74C912 6-Digit BCD Display Controller/Driver

Current-Limit Switches

All use SMD component if possible

Nyquist-Rate A/D Converters

with Manual Reset and Watchdog Timer

DNI = DO NOT INSTALL PLACE R3, R9, R47 & R49 ON THE TRACE - NO STUB R18 TO SHARE PADS W/ T5 R18 0. Date: Tuesday, March 26, 2013

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

μp Supervisory Circuits

Ref: HLSR 16-PW; HLSR 32-PW; HLSR 40-PW-000; HLSR 50-PW-000,

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

AQX 20 Slot Chassis. AQX MAINFRAME- Manual BRUKER. Version

3 Lab 3: DC Motor Transfer Function Estimation by Explicit Measurement

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

Maxim Integrated Products 1

SYMETRIX INC th Avenue West Lynnwood, WA USA

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

PT5108. High-PSRR 500mA LDO GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS. Ripple Rejection vs Frequency. Ripple Rejection (db)

AN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.

PA50 Amplifier Operation and Maintenance Manual

Standard specifications ZX165UFE02001

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

PART MAX1666SEEE MAX1666XEEP UVO V CC REF MAX1666A/V UVA MMA WRN CGI. Maxim Integrated Products 1

THC63LVD1023B / THC63LVD1024 Evaluation Kit

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

74ALVCH bit universal bus transceiver (3-State)

Low-Power, High-Speed CMOS Analog Switches

Ultra-Low Output Voltage, Low-Quiescent-Current Linear Regulator for High-Temperature Applications

SPECTECH. ST450 Scintillation SCA. ST450-PC System. Operating Manual. Spectrum Techniques, Inc. January 2015

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

LM148 Low Power Quad 741 Operational Amplifier

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

WHY5640 GENERAL DESCRIPTION: FEATURES: Online SOA Calculator at. Figure 1 TOP VIEW


MM74C922 MM74C Key Encoder 20-Key Encoder

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

Transcription:

NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols) Net Name Local (connected on same page only) o not install (NI). Tailored value. Nominal value shown. N N - J Sheet_Symbol_Encoder S_PG.SHO West_Encoder_UF West_Encoder_In East_Encoder_UF West_Encoder_Rtn North_Encoder_UF East_Encoder_In South_Encoder_UF East_Encoder_Rtn North_Encoder_In North_Encoder_Rtn South_Encoder_In South_Encoder_Rtn -- East rive+ East rive- West rive+ West rive- South rive+ South rive- North rive+ North rive- East Vel In West Vel In South Vel In North Vel In H Vel Feedback ec Vel Feedback Mtr ntr Err TS Lockout rake En In Watchdog In Reset West urrent East urrent North urrent South urrent ome urrent ome urrent ome urrent Horizon Stop H Stop W H Stop E H Emerg W H Emerg E ec Stop N ec Stop S ec Emerg N ec Emerg S Emerg Stop TOP omentl Software TOP Tel Enable Switch TOP Lm Override Switch HP Stop Spare In Spare In J J - -- Sheet_Symbol_Power_Filter S_PG.SHO +V_SE_Raw +V_SE_Rtn +V_W_Raw +V_W_Rtn +V_IG_Raw +V_IG_Rtn V_Rtn +V_Raw -V_Raw Sheet_Symbol_H_Tach S_PG.SHO East_Tach+ East_Vel_Out East_Tach- West_Vel_Out West_Tach+ East_Tach_Out West_Tach- West_Tach_Out East_Vel_In H_Lab_Select West_Vel_InH_Vel_Feedback South_Tach+ South_Vel_Out South_Tach- North_Vel_Out North_Tach+ South_Tach_Out North_Tach- North_Tach_Out South_Vel_Inec_Lab_Select North_Vel_In ec_vel_feedback Sheet_Symbol_ec_Tach S_PG.SHO Sheet_Symbol_Overspeed S_PG.SHO H_Vel_Feedback ec_vel_feedback H_Overspeed_N ec_overspeed_n Sheet_Symbol_Overcurrent S_PG.SH O; S_PG.SH O; S_PG.SHO; S_PG.SHO West_urrent East_urrent North_urrent South_urrent ome_urrent ome_urrent ome_urrent Sheet_Symbol_Input_uffer S_PG.SHO;S_PG.SHO Mtr_ntr_Err_N TS_Lockout_N rake_en_in Watchdog_In Reset_N Horizon_Stop_N H_Stop_West_N H_Stop_East_N H_Emerg_West_N H_Emerg_East_N ec_stop_north_n ec_stop_south_n ec_emerg_north_n ec_emerg_south_n Emerg_Stop_N West_Overcurrent_N East_Overcurrent_N North_Overcurrent_N South_Overcurrent_N ome_overcurrent_n ome_overcurrent_n ome_overcurrent_n Mtr_ntr_Err_UF_N TS_Lockout_UF_N rake_en_in_uf Reset_UF_N Horizon_Stop_UF_N H_Stop_West_UF_N H_Stop_East_UF_N H_Emerg_West_UF_N H_Emerg_East_UF_N ec_stop_north_uf_n ec_stop_south_uf_n ec_emerg_north_uf_n ec_emerg_south_uf_n Emerg_Stop_UF_N TOP_ome_ntl_Software TOP_ome_ntl_Software_UF TOP_Tel_Enable_Switch TOP_Tel_Enable_Switch_UF TOP_Lm_Override_Switch TOP_Lm_Override_Switch_UF HP_Stop_N HP_Stop_UF_N SPRE SPRE_UF SPRE SPRE_UF TOP_ome_ntl_Handpaddle TOP_ome_ntl_Handpaddle_UF Watchdog_In_UF Sheet_Symbol_Spares S_PG.SHO (ontains spare / unused components) Sheet_Symbol_W S_PG.SHO Watchdog_In_UF PL_lk S_lock_W_Err_N Watchdog_Timer_Error_N Sheet_Symbol_PL S_PG.SHO Tel_mp_Enable_&_Therm_Stat Tel_rake_Release_&_mp_Enable_N Red_Tel_rake_Release_&_mp_Enable H_Overspeed_N ome_mp_enable_&_therm_stat ec_overspeed_n ome_mp_enable_n Lab_Select West_Overcurrent_N East_Overcurrent_N North_Overcurrent_N South_Overcurrent_N ome_overcurrent_n ome_overcurrent_n ome_overcurrent_n H_Overspeed_Latch ec_overspeed_latch Mtr_ntr_Err_UF West_Overcurrent_Latch TS_Lockout_UF_N East_Overcurrent_Latch rake_en_in_uf North_Overcurrent_Latch South_Overcurrent_Latch Reset_UF_N ome_overcurrent_latch Horizon_Stop_UF_N ome_overcurrent_latch H_Stop_West_UF_Nome_Overcurrent_Latch H_Stop_East_UF_N Emerg_Stop_Latch H_Emerg_West_UF_N HP_Stop_Latch H_Emerg_East_UF_N Mtr_ntr_Err_Latch ec_stop_north_uf_n TS_Lockout_Latch ec_stop_south_uf_n H_Stop_W_Latch ec_emerg_north_uf_n H_Stop_E_Latch ec_emerg_south_uf_n H_Emerg_W_Latch Emerg_Stop_UF_N H_Emerg_E_Latch TOP_ome_ntl_Software_UF ec_stop_n_latch TOP_Tel_Enable_Switch_UFec_Stop_S_Latch TOP_Lm_Override_Switch_UF ec_emerg_n_latch HP_Stop_UF_N ec_emerg_s_latch SPRE_UF Horizon_Stop_Latch SPRE_UF Watchdog_Timer_Latch S_lock_W_Err_Latch ome_mp_enable_&_therm_stat_latch Tel_mp_Enable_&_Therm_Stat_Latch Lab_Select_Latch Spare_Latch PL_lk TOP_ome_ntl_Handpaddle_UF S_lock_W_Err_N TOP_TS_Enable Watchdog_Timer_Error_NTOP_rake_Enable_Out ESRIPTION TE INORP. Y WG # TS- - Sheet_Symbol_Relays S_PG.SHO Tel_mp_Enable_&_Therm_Stat Tel_rake_Release_&_mp_Enable_N Red_Tel_rake_Release_&_mp_Enable Emerg_Stop_N ome_mp_enable_&_therm_stat J ome_mp_enable_n V V rake Enable Relay rake_release_relay East Tach Out Tel mp Tel_mp_En_N Tel mp Ret Tel_mp_Rtn ome mp ome_mp_en_n ome mp Ret ome_mp_rtn West Tach Out South Tach Out East Vel Out West Vel Out South Vel Out North Vel Out H OS Latch ec OS Latch West OS Latch East OS Latch North OS Latch South OS Latch ome OS Latch ome OS Latch ome OS Latch Emerg Stop Latch HP Stop Latch Mtr ntr Err Latch TS Lockout Latch H Stop W Latch H Stop E Latch H Emerg W Latch H Emerg E Latch ec Stop N Latch ec Stop S Latch ec Emerg N Latch ec Emerg S Latch Horizon Stop Latch Watchdog Timer Latch locking Error Latch ome_mp_enable_&_therm_stat_latch Tel_mp_Enable_&_Therm_Stat_Latch Lab_Select_Latch Spare Latch Out OPTO rtn_currents North Tach Out TOP omentl Handpaddle TOP TS Enable TOP rake Enable Out TITLE TS Safety oard -- ENGINEER LST EIT // :: PM E. Warmbier of FILE: Z:\TS\Safety oard Schematics,PL,\Safety oard Protel\Safety oard Rev \S_PG.SHO WG # TS- -

+V_Raw V_Rtn uf. NI R L ZJYSR-MPT- m V uf L -LTR.mH m V uf R. uf V TP Red TP lack +V S Green R.k TP lack TP lack TP lack TP lack TP lack TP lack ISION LOK SEE TP lack TP lack uf -V_Raw R. NI V uf L -LTR.mH m V uf R. uf V TP Red TP lack -V S Green R.k Note: O NOT overlap input and output planes of filter in layout. This defeats the whole purpose by creating a bypass capacitance. +V R.k U N LMIM-./NOP V mw % U N LMIM-./NOP V mw % R.k -V uf uf -_VREF +_VREF +V_W_Raw +V_W_Rtn +V_IG_Raw +V_IG_Rtn +V_SE_Raw +V_SE_Rtn R R R R R R uf uf uf R L mh m R R L mh m R R. NI L mh m R. NI. NI. NI uf V uf V uf V L -LTR m.mh L -LTR m.mh L -LTR m.mh uf V uf V uf V R. uf V R. uf V R. uf V R R R S Green S Green S Green TP Red TP Red TP Red +V_W TP lack W +V_IG TP lack +V_SE TP lack WG # TS- - SEGN Power Filtering & References WG # TS- - of

East_Encoder_In East_Encoder_In R. NI ISION LOK SEE R East_Encoder_UF East_Encoder_Rtn East_Encoder_Rtn R RS- V U TLP- West_Encoder_In West_Encoder_In R R West_Encoder_UF West_Encoder_Rtn West_Encoder_Rtn R RS- V U TLP- North_Encoder_In North_Encoder_In R R North_Encoder_UF Note: US igital orp EQU accepts TTL logic or open collector. It has k pullup to +V. onfigurable via switch for rising/falling edge. North_Encoder_Rtn South_Encoder_In North_Encoder_Rtn South_Encoder_In R R RS- V U TLP- R South_Encoder_UF WG # TS- - South_Encoder_Rtn South_Encoder_Rtn R RS- V U TLP- Note: Input signals are RS (differential). +V_IG East_Encoder_In East_Encoder_Rtn West_Encoder_In West_Encoder_Rtn North_Encoder_In North_Encoder_Rtn South_Encoder_In South_Encoder_Rtn R R R R R R R R U OE V OE IN + OUT IN - IN + OUT IN - IN + OUT IN - IN + OUT IN - GN SLSM R R R R.uF xis Incremental Encoder onverters WG # TS- - of

ISION LOK SEE North_Tach- Note: silkscreen "North Tach" North_Tach+ TP Yellow TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v.uf R.uF.k R.k RS- V.uF RS- V R k ec_lab_select +V -V R k.uf U OPU.uF.uF R.k R.k.uF R.k North_Tach_Out U R.k TLP-.uF +V R.k North_Vel_In N. NI R N SW MSS "L" R k Note: silkscreen labels. "SUMMIT" N N N R k pf R k U OPU R R k RS- V RS- V uf.k.uf U OPU R k R k U OPU +_VREF.. R k R k -_VREF V.W W @ ms k R k R R.k R.k R R k R.uF North_Vel_Out Note: silkscreen "ec Vel" TP ec_vel_feedback U OPU Note:.mV/(arcsec/s) (arcsec/s)/v WG # TS- - South_Tach- Note: silkscreen "South Tach" South_Tach+ TP Yellow TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v.uf R.uF.k R.k RS- V.uF RS- V R k +V -V R k.uf.uf U OPU.uF.uF R.k South_Tach_Out R.k.uF South_Vel_In. NI R R k R k pf U OPU R k RS- V RS- V R k R k U OPU V.W W @ ms R.k R.k R.uF South_Vel_Out ec Tachometer & Servo ommand R k WG # TS- - of

ISION LOK SEE West_Tach- TP Yellow R.k +V R k.uf.uf West_Tach_Out West_Vel_In R k R k pf R k RS- V R k R k U OPU V.W W @ ms R.k R.k R.uF West_Vel_Out Note: silkscreen "West Tach" West_Tach+ East_Tach- TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v TP Yellow.uF.uF R.k R.k RS- V.uF RS- V R k H_Lab_Select -V +V U OPU R k.uf.uf.uf R.k R.k.uF R.k U R.k TLP- East_Tach_Out.uF +V R.k N N SW MSS "L" East_Vel_In. NI R Note: silkscreen labels. "SUMMIT" N N N R k R k R k pf U OPU uf.uf R.k RS- V U OPU R k RS- V k +_VREF.. R k R k R k -_VREF R k U OPU R R k V.W W @ ms R R k R.k R.k U OPU R Note: silkscreen "H Vel" TP H_Vel_Feedback Note:.mV/(arcsec/s) (arcsec/s)/v.uf East_Vel_Out WG # TS- - Note: silkscreen "East Tach" East_Tach+ TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v.uf.uf R.k RS- V.uF RS- V R k -V U OPU.uF.uF R.k R.k.uF. NI R U OPU RS- V H Tachometer & Servo ommand R k WG # TS- - of

TS- - of WG # ISION LOK SEE TS- WG # - V ec_stop_n_latch Watchdog_Timer_Latch TOP_TS_Enable H_Overspeed_N ec_emerg_s_latch ec_stop_s_latch ec_overspeed_latch ec_overspeed_n West_Overcurrent_N ome_overcurrent_n L_Select Mtr_ntr_Err_Latch TMS TK TO TI TOP_rake_Enable_Out H_Stop_W_Latch Horizon_Stop_Latch West_Overcurrent_Latch Emerg_Stop_Latch H_Stop_E_Latch HP_Stop_Latch South_Overcurrent_N North_Overcurrent_N ome_overcurrent_latch H_Overspeed_Latch Spare_Latch Lab_Select_Latch ome_mp_enable_&_therm_stat_latch ec_emerg_n_latch North_Overcurrent_Latch South_Overcurrent_Latch ome_overcurrent_n East_Overcurrent_N Tel_mp_Enable_&_Therm_Stat_Latch TS_Lockout_Latch ome_overcurrent_latch ome_overcurrent_latch East_Overcurrent_Latch H_Emerg_E_Latch H_Emerg_W_Latch ome_overcurrent_n X-P I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/GK/M- I/O/GK/M- I/O/M- I/O/GK/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/GSR/M- I/O/M- I/O/GTS/M- I/O/GTS/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- TK TI TMS TO VINT VINT VINT VIO VIO GN GN GN GN GN GN U TSIT TRIG OUT RST VOLT THR IS V GN U.k R.k R.uF +V_IG.uF uf V k R Note: lock is about Hz..uF.uF.uF.uF.uF +V_IG +V_IG uf uf uf uf uf Note: istribute caps evenly among VINT and VIO pins. - J +V_IG N N PL & Watchdog ircuits PL_lk Watchdog_Timer_Error_N SPRE_UF ec_stop_north_uf_n Mtr_ntr_Err_UF S_lock_W_Err_N SPRE_UF Horizon_Stop_UF_N rake_en_in_uf TS_Lockout_UF_N H_Emerg_East_UF_N TOP_ome_ntl_Software_UF Tel_mp_Enable_&_Therm_Stat Reset_UF_N H_Stop_East_UF_N ec_stop_south_uf_n TOP_Tel_Enable_Switch_UF TOP_Lm_Override_Switch_UF ec_emerg_south_uf_n ec_emerg_north_uf_n H_Stop_West_UF_N H_Emerg_West_UF_N ome_mp_enable_&_therm_stat Tel_rake_Release_&_mp_Enable_N Red_Tel_rake_Release_&_mp_Enable ome_mp_enable_n TOP_ome_ntl_Handpaddle_UF HP_Stop_UF_N Emerg_Stop_UF_N S_lock_W_Err_Latch k R V MTR OE GN Y Y Y Y Y Y Y Y OE V U.uF +V_IG H_Overspeed_Latch H_Overspeed_Latch H_Emerg_W_Latch H_Emerg_E_Latch Tel_mp_Enable_&_Therm_Stat_Latch ome_mp_enable_&_therm_stat_latch Lab_Select_Latch Spare_Latch H_Emerg_W_Latch H_Emerg_E_Latch Tel_mp_Enable_&_Therm_Stat_Latch ome_mp_enable_&_therm_stat_latch Lab_Select_Latch Spare_Latch S_lock_W_Err_Latch S_lock_W_Err_Latch South_Overcurrent_Latch North_Overcurrent_Latch Mtr_ntr_Err_Latch We st_overcurrent_latch Watchdog_Timer_Latch TS_Lockout_Latch HP_Stop_Latch MTR OE GN Y Y Y Y Y Y Y Y OE V U.uF +V_IG South_Overcurrent_Latch North_Overcurrent_Latch Mtr_ntr_Err_Latch West_Overcurrent_Latch Watchdog_Timer_Latch TS_Lockout_Latch HP_Stop_Latch +V_IG MTR OE GN Y Y Y Y Y Y Y Y OE V U.uF +V_IG Horizon_Stop_Latch ec_overspeed_latch ec_stop_s_latch ec_emerg_n_latch TOP_rake_Enable_Out Emerg_Stop_Latch East_Overcurrent_Latch ome_overcurrent_latch Horizon_Stop_Latch ec_overspeed_latch ec_stop_s_latch ec_emerg_n_latch Emerg_Stop_Latch East_Overcurrent_Latch ome_overcurrent_latch ome_overcurrent_latch ome_overcurrent_latch ec_emerg_s_latch ec_stop_n_latch TOP_rake_Enable_Out MTR OE GN Y Y Y Y Y Y Y Y OE V U.uF +V_IG TOP_TS_Enable H_Stop_W_Latch H_Stop_E_Latch ome_overcurrent_latch ome_overcurrent_latch TOP_TS_Enable ec_emerg_s_latch ec_stop_n_latch H_Stop_W_Latch H_Stop_E_Latch R R Note: Output buffers used for off board output signals.

ISION LOK SEE. NI +V_W R R R R R W.uF R k R U MXES+ P RST V T ST TOL RST GN RST R. NI R W R R. NI W.uF R k R k W U TLP- +V_IG Note: silkscreen "LK W Test" +V_IG R k SW TLFQG PL_lk +V_IG S R U Green MHRMTR Note: links at ~Hz. W W W U TLP- R R k uf U MHRMTR S_lock_W_Err_N. NI +V_W R R R R R W.uF R k R U MXES+ P RST V T ST TOL RST GN RST R. NI R W R R. NI W.uF R k R k W U TLP- Note: silkscreen "MP W Test". R k SW TLFQG Watchdog_In_UF U MHRMTR S +V_IG R Green Note: links at ~Hz. WG # TS- - W W +V_IG R k W U TLP- R uf U Watchdog_Timer_Error_N MHRMTR Note: The ohm jumpers make it possible to use another watchdog I. For example, a PI F microcontroller could be programmed as a watchdog I. Watchdog ircuits WG # TS- - of

ISION LOK SEE Tel_mp_Enable_&_Therm_Stat Tel_rake_Release_&_mp_Enable_N +V_IG R k R.k +V_IG +V_IG UE MHRMTR R k Q MMT R R uf U TLP- U TLP- R R. NI Tel_mp_En_N Note: amplifier enables with k pullup to +V. (total current = m).w V W @ ms Tel_mp_Rtn Note: tied to amp rtn through thermal switches. Red_Tel_rake_Release_&_mp_Enable.k R k R Q MMT N U PSEL-- V S N.W V W @ ms V Note: rives another relay. (rive current is ~m) Emerg_Stop_N Note: Emerg_Stop_N is connected directly to the push button switch via cables. R SEGN N U PSEL-- V S N.W V W @ ms rake_release_relay Note: Zeners and relays are redundant to prevent single point failure. (from Safety oard perspective) WG # TS- - ome_mp_enable_&_therm_stat ome_mp_enable_n +V_IG R k R.k +V_IG +V_IG UF MHRMTR R k R Q MMT R uf U TLP- U TLP- R R. NI ome_mp_en_n Note: amplifier enables with k pullup to +V. (total current = m).w V W @ ms ome_mp_rtn Note: tied to amp rtn through thermal switches. Relays - rake, Telescope mp, ome mps WG # TS- - of

TS- - of WG # ISION LOK SEE TS- WG # - Limit Switches TLP- U R uf k R +V_IG +V_IG.uF k R Horizon_Stop_UF_N MHRMTR U SEGN +V_SE Horizon_Stop_N TLP- U R uf k R +V_IG k R H_Stop_West_UF_N MHRMTR U SEGN +V_SE H_Stop_West_N TLP- U R uf k R +V_IG k R H_Stop_East_UF_N MHRMTR UE SEGN +V_SE H_Stop_East_N TLP- U R uf k R +V_IG +V_IG k R H_Emerg_West_UF_N MHRMTR U SEGN +V_SE H_Emerg_West_N TLP- U R uf k R +V_IG k R ec_stop_north_uf_n MHRMTR U SEGN +V_SE ec_stop_north_n TLP- U R uf k R +V_IG k R H_Emerg_East_UF_N MHRMTR UE SEGN +V_SE H_Emerg_East_N TLP- U R uf k R +V_IG k R ec_stop_south_uf_n MHRMTR U SEGN +V_SE ec_stop_south_n TLP- U R uf k R +V_IG k R ec_emerg_north_uf_n MHRMTR U SEGN +V_SE ec_emerg_north_n TLP- U R uf k R +V_IG k R ec_emerg_south_uf_n MHRMTR UF SEGN +V_SE ec_emerg_south_n TLP- U R uf k R +V_IG k R HP_Stop_UF_N MHRMTR U SEGN +V_SE HP_Stop_N TLP- U R uf k R +V_IG k R SPRE_UF MHRMTR U SEGN +V_SE SPRE TLP- U R uf k R +V_IG k R SPRE_UF MHRMTR UF SEGN +V_SE SPRE k R k R

Emerg_Stop_N R k SEGN U TLP- R +V_IG R k uf +V_IG +V_IG.uF U MHRMTR Emerg_Stop_UF_N Parallel Port Inputs Note: Parallel Port drive is.m @.V (which equates to approximately Vs=V and Rs=k) R Mtr_ntr_Err_N k Note: urrently Not Implemented P U TLP- +V_IG R R k uf +V_IG ISION LOK SEE Mtr_ntr_Err_UF_N U Note: urrently Not Implemented MHRMTR TOP_ome_ntl_Software R k SEGN U TLP- R R k uf +V_IG U MHRMTR TOP_ome_ntl_Software_UF TS_Lockout_N R k P U TLP- R R k uf +V_IG U MHRMTR TS_Lockout_UF_N TOP_Tel_Enable_Switch TOP_Lm_Override_Switch R k SEGN R k SEGN U TLP- U TLP- R R R k uf +V_IG R k uf +V_IG +V_IG UE MHRMTR U MHRMTR TOP_Tel_Enable_Switch_UF TOP_Lm_Override_Switch_UF rake_en_in Watchdog_In R k P R k P U TLP- U TLP- R R R k uf +V_IG R k uf +V_IG UF MHRMTR U MHRMTR rake_en_in_uf Watchdog_In_UF WG # TS- - TOP_ome_ntl_Handpaddle R k SEGN U TLP- R R k uf TOP_ome_ntl_Handpaddle_UF U MHRMTR Reset_N R k P U TLP- R R k uf U MHRMTR Reset_UF_N Limit Switches & Parallel Port WG # TS- - of

+V +V ISION LOK SEE ome_urrent Note: Signal is. /V (. mv/). TP Note: silkscreen "ome adj" R.k W. NI R k. W R k uf R. NI R k U OPU +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R k Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R.k +V_IG R k uf +V_IG.uF TP U MHRMTR ome_overcurrent_n R k ome_urrent Note: Signal is. /V (. mv/) TP Note: silkscreen "ome adj" R.k. W. NI R k. W R k uf R. NI R k U OPU +_VREF -_VREF TP +V trip point is -.V R.k R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. U LMRG +V R k +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R.k +V_IG R k uf TP U MHRMTR ome_overcurrent_n WG # TS- - R k ome Overcurrent WG # TS- - of

+V +V ISION LOK SEE ome_urrent Note: Signal is. /V (. mv/). TP Note: silkscreen "ome adj" R.k W. NI R k. W R k uf R. NI +V -V R k.uf U OPU.uF +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R k +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R.k +V_IG R k uf +V_IG WG # TS- -.uf TP U MHRMTR ome_overcurrent_n R k ome Overcurrent WG # TS- - of

+V ISION LOK SEE. H_Vel_Feedback Note:.mV/(arcsec/s) (arcsec/s)/v R k R W. NI R k. W R k uf R. NI R k U OPU +_VREF -_VREF TP trip point is -.V R.k U LMRG R k Note: Positive going trip point is.v. R.k U LMRG R k Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R.k +V_IG R k uf TP U MHRMTR H_Overspeed_N R k. ec_vel_feedback Note:.mV/(arcsec/s) (arcsec/s)/v R k R W. NI R k. W R k uf R. NI +V -V R k U OPU.uF.uF +_VREF -_VREF TP +V trip point is -.V R.k R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. U LMRG +V R k +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R.k +V_IG R k uf TP UE MHRMTR ec_overspeed_n WG # TS- - R k H & ec Overspeed WG # TS- - of

+V +V ISION LOK SEE. East_urrent Note: Signal is. /V (. mv/) R k TP R Note: silkscreen "East adj" W. NI R k. W R k uf R. NI R k U OPU +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R k Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R.k +V_IG R k uf TP UF MHRMTR East_Overcurrent_N R k. West_urrent Note: Signal is. /V (. mv/) R k TP Note: silkscreen "West adj" R W. NI R k. W R k uf R. NI R k U OPU +_VREF -_VREF TP trip point is -.V R.k R.k U LMRG R k Note: Positive going trip point is.v. U LMRG +V R k +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R.k +V_IG R k uf +V_IG.uF TP U MHRMTR West_Overcurrent_N WG # TS- - R k East & West Overcurrent WG # TS- - of

+V +V ISION LOK SEE. North_urrent Note: Signal is. /V (. mv/) R k TP R Note: silkscreen "North adj" W. NI R k. W R k uf R. NI R k U OPU +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R k Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R.k +V_IG R k uf TP U MHRMTR North_Overcurrent_N R k. South_urrent Note: Signal is. /V (. mv/) R k TP R Note: silkscreen "South adj" W. NI R k. W R k uf R. NI +V -V R k U OPU.uF.uF +_VREF -_VREF TP +V trip point is -.V R.k R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. U LMRG +V R k +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R.k +V_IG R k uf TP U MHRMTR South_Overcurrent_N WG # TS- - R k North & South Overcurrent WG # TS- - of

TS- - of WG # ISION LOK SEE TS- WG # - TLP- U TLP- U TLP- U OPU U R R R OPU U R R R OPU U R R R MHRMTR UE R MHRMTR UF R MHRMTR U R MHRMTR UE R MHRMTR UF R R R R R R LMRG U R -_VREF R. NI R R R R R R k R +V_IG k R +V_IG k R +V_IG Spare / Unused Multipart ircuits