EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

Similar documents
EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EE100Su08 Lecture #9 (July 16 th 2008)

ECE315 / ECE515 Lecture 11 Date:

Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives:

Input and Output Impedances with Feedback

Chapter 10 AC Analysis Using Phasors

EE40 Lec 20. MOS Circuits

EE 330 Lecture 25. Small Signal Modeling

EE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate

EE 330 Lecture 30. Basic amplifier architectures

EE 435. Lecture 10: Current Mirror Op Amps

Chapter 10 Feedback. PART C: Stability and Compensation

ECEN 326 Electronic Circuits

EE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits

Lecture 37: Frequency response. Context

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

ELEC273 Lecture Notes Set 11 AC Circuit Theorems

Electronic Circuits Summary

(amperes) = (coulombs) (3.1) (seconds) Time varying current. (volts) =

University of Toronto. Final Exam

OPERATIONAL AMPLIFIER APPLICATIONS

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA

MOS Transistor Theory

Bipolar Junction Transistor (BJT) - Introduction

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

SOME USEFUL NETWORK THEOREMS

4/27 Friday. I have all the old homework if you need to collect them.

EE 230 Lecture 25. Waveform Generators. - Sinusoidal Oscillators The Wein-Bridge Structure

PHYS225 Lecture 9. Electronic Circuits

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

EECS 105: FALL 06 FINAL

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Chapter 13 Small-Signal Modeling and Linear Amplification

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

EE 435. Lecture 22. Offset Voltages Common Mode Feedback

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

Homework Assignment 08

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Stability and Frequency Compensation

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators

EE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Amplifiers, Source followers & Cascodes

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13

Microelectronics Main CMOS design rules & basic circuits

EE 505. Lecture 11. Offset Voltages DAC Design

EE 508 Lecture 31. Switched Current Filters

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Sinusoidal Steady State Analysis (AC Analysis) Part I

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

Biasing the CE Amplifier

Electronics II. Final Examination

Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

ECE 546 Lecture 11 MOS Amplifiers

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

Lecture 4, Noise. Noise and distortion

Sample-and-Holds David Johns and Ken Martin University of Toronto

EE 230. Lecture 4. Background Materials

EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation

FEEDBACK AND STABILITY

EE 435. Lecture 22. Offset Voltages

Homework Assignment 11

20.2 Design Example: Countdown Timer

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

VI. Transistor amplifiers: Biasing and Small Signal Model

I. Frequency Response of Voltage Amplifiers

EE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors

EE 434 Lecture 33. Logic Design

Sinusoidal Steady-State Analysis

EE C245 ME C218 Introduction to MEMS Design

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

Transistor amplifiers: Biasing and Small Signal Model

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Electronics II. Midterm #1

6.2 INTRODUCTION TO OP AMPS

C R. Consider from point of view of energy! Consider the RC and LC series circuits shown:

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE 255, Frequency Response

Lecture 5: DC & Transient Response

Topic 4. The CMOS Inverter

Analysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers

Operational amplifiers (Op amps)

Transcription:

EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1

Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications Operational mplifier used in feedback applications 2

Review from last lecture: What is an Operational mplifier? Textbook Definition: Voltage mplifier with Very arge Gain Very High Input Impedance Very ow Output Impedance Differential Input and Single-Ended Output This represents the Conventional Wisdom! Does this correctly reflect what an operational amplifier really is? 3

Review from last lecture: What Characteristics are Really F Needed for Op mps? 1 1 β β 1. Very arge Gain -β -β 1 1 VF = 1+ β β To make F (or VF ) insensitive to variations in To make F (or VF ) insensitive to nonlinearities of 2. Port Configurations Consistent with pplication 4

Review from last lecture: Port Configurations for Op mps (Could also have single-ended input and differential output though less common) 5

Review from last lecture: What Characteristics do Many Customers and Designers ssume are Needed for Op mps? 1. Very arge Voltage Gain and 2. ow Output Impedance 3. High Input Impedance 4. arge Output Swing 3. arge Input Range 4. Good High-frequency Performance 5. Fast Settling 6. dequate Phase Margin 7. Good CMRR 8. Good PSRR 9. ow Power Dissipation 10. Reasonable inearity 11. 6

What is an Operational mplifier? ets see what the experts say! X IN X OUT β Conventional Wisdom does not provide good guidance on what an amplifier or an operational amplifier should be! What are the implications of this observation? 7

Conventional Wisdom Does Not lways Provide Correct Perspective even in some of the most basic or fundamental areas!! Just because its published doesn t mean its correct Just because famous people convey information as fact doesn t mean they are right Keep an open mind about everything that is done and always ask whether the approach others are following is leading you in the right direction 8

Basic Op mp Design Outline Fundamental mplifier Design Issues Single-Stage ow Gain Op mps Single-Stage High Gain Op mps Two-Stage Op mp Other Basic Gain Enhancement pproaches 9

Single-Stage ow-gain Op mps Single-ended input Differential Input (Symbol not intended to distinguish between different amplifier types) 10

Single-ended Op mp Inverting mplifier Consider: V YQ V YQ Slope = - Slope = - V XQ V IN V XQ V IN ssume Q-point at {V XQ,V YQ } V f OUT V IN V V V V OUT IN xq YQ When operating near the Q-point, the linear and nonlinear model of the amplifier are nearly the same If the gain of the amplifier is large, V XQ is a characteristic of the amplifier 11

V IN R 1 Single-ended Op mp Inverting mplifier (assume the feedback network does not affect the relationship between V 1 and ) V 1 R 2 V V = - V -V +V O 1 XQ YQ R R V = V + V 1 2 1 O IN R 1+R2 R 1+R2 V YQ Eliminating V 1 we obtain: R 1 R V = - V + 2 V -V +V 0 0 IN XQ YQ R 1+R2 R 1+R2 Slope = - If we define V iss by V IN =V INQ +V iss V XQ V IN R2 - R 1 R 2 1 V = V +V V V R 1 1 R1 R 1+ 1 1 R1 R2 R 1+R2 R1 R2 0 iss INQ XQ YQ 12

Single-ended Op mp Inverting mplifier R 2 V IN R 1 V 1 V R2 - R 1 R 2 1 V = V + V V V R 1 1 R1 R 1+ 1 1 R1 R2 R 1+ R2 R1 R2 0 iss INQ XQ YQ But if is large, this reduces to R R V = - V + V + V -V 2 2 O inss XQ XQ inq R1 R1 Note that as long as is large, if V inq is close to V XQ R V - V + V 2 O inss XQ R1 13

Single-ended Op mp Inverting mplifier (assume the feedback network does not affect the relationship between V 1 and ) V IN R 1 V 1 R 2 V V = - V -V +V O 1 XQ YQ R R V = V + V 1 2 1 O IN R 1+R2 R 1+R2 Summary: V YQ R R V = - V + V + V -V 2 2 O inss XQ XQ inq R1 R1 Slope = - V XQ V IN What type of circuits have the transfer characteristic shown? 14

Single-stage single-input low-gain op amp V DD V DD V XX I DQ M 2 V in M 1 C V in M 1 C V SS V SS Basic Structure Practical Implementation Have added the load capacitance to include frequency dependence of the amplifier gain 15

This is not a new idea! 16

Review of ss steady-state analysis Standard pproach to Circuit nalysis X i (t) Time Domain Circuit Circuit nalysis KV, KC Set of Differential Equations Solution of Differential Equations X OUT (t) 17

Review of ss steady-state analysis Time, Phasor, and s- Domain nalysis X i (t) X i (S) s Transform Phasor Transform X i (jω) s-domain Circuit Time Domain Circuit Phasor Domain Circuit Circuit nalysis KV, KC Circuit nalysis KV, KC Circuit nalysis KV, KC Set of inear equations in s Set of Differential Equations Set of inear equations in jω Solution of inear Equations Solution of Differential Equations Solution of inear Equations X OUT (S) Inverse s Transform Inverse Phasor Transform X OUT (jω) X OUT (t) 18

Review of ss steady-state analysis Time and s- Domain nalysis X i (t) X i (S) s-transform s-domain Circuit Time Domain Circuit Circuit nalysis KV, KC Circuit nalysis KV, KC Set of inear equations in s Set of Differential Equations Solution of inear Equations Solution of Differential Equations X OUT (S) Inverse s Transform X OUT (t) 19

Review of ss steady-state analysis s- Domain nalysis X i (t) X i (S) s- Transform s- Domain Circuit Time Domain Circuit Circuit nalysis KV, KC Set of inear equations in s Solution of inear Equations X OUT (S) Inverse s Transform X OUT (t) 20

Review of ss steady-state analysis Dc and small-signal equivalent elements Element ss equivalent dc equivalnet dc Voltage Source V DC V DC ac Voltage Source V C V C dc Current Source I DC I DC ac Current Source I C I C Resistor R R R 21

Review of ss steady-state analysis Dc and small-signal equivalent elements Element ss equivalent dc equivalnet Capacitors C arge C Small C arge Inductors Small Diodes Simplified MOS transistors Simplified Simplified 22

Review of ss steady-state analysis Dc and small-signal equivalent elements Element ss equivalent dc equivalnet Bipolar Transistors Simplified Simplified Dependent Sources 23

Review of ss steady-state analysis Summary of Sinusoidal Steady-State nalysis Methods for inear Networks vin t Time-Domain Circuit Circuit nalysis Differential Equations aplace Transform inear s-domain Equations s vin t aplace Transform V IN s s-domain Circuit T(s) s Transfer Function of Time-Domain Circuit: Key Theorem: V Ts = V OUT IN s s If a sinusoidal input V IN =V M sin(ωt+θ) is applied to a linear system that has transfer function T(s), then the steady-state output is given by the expression out V T jω sin ωt+θ+ Tjω v t M 24

Single-stage single-input low-gain op amp V DD V DD I DQ V XX M 2 V in M 1 C V in M 1 C V SS V SS Small Signal Models g o C V gs g m V g 01 +g 02 V IN gs V IN V gs1 g m1 V gs1 C v sc g m g o dc Voltage gain is ratio of overall transconductance gain to output conductance v sc g g m1 o1 g o2 25

Single-stage single-input low-gain op amp V DD V DD I DQ M 1 C V XX M 2 C V in V in M 1 Observe in either case the small signal equivalent circuit is a two-port of the form: V in V SS I 2 V SS V 1 G M V 1 G V 2 ll properties of the circuit are determined by G M and G 26

Single-stage single-input low-gain op amp Small Signal Model of the op amp I 2 V in V 1 G M V 1 G V 2 lternate equivalent small signal model obtained by Norton to Thevenin transformation V 1 V V 1 G I 2 V 2 M V = - G ll properties of the circuit are determined by V and G G 27

Single-stage single-input low-gain op amp V IN V 1 G M V 1 G C -G M v = sc +G = v0 -G G M G BW = C V G G G GB = = G C C M M GB and VO are two of the most important parameters in an op amp 28

Single-stage single-input low-gain op amp V IN V 1 G M V 1 G C -g m v = sc +g 0 for notational convenience -g m v0 = g 0 g BW = C 0 V IN V 1 g m V 1 g 0 C gm g0 g GB = = g C C m 0 Op mp The parameters g m and g o give little insight into design 29

How do we design an amplifier with a given architecture in general or this architecture in particular? What is the design space? V DD I DQ M 1 C Generally V SS, V DD,C (and possibly Q )will be fixed Must determine { W 1, 1,I DQ and V INQ } Thus there are 4 design variables But W 1 and 1 appear as a ratio in almost all performance characteristics of interest V in V SS and I DQ is related to V INQ, W 1 and 1 (this is a constraint) Thus the design space generally has only two independent variables or two degrees of freedom W 1 1 Thus design or synthesis with this architecture involves exploring the two-dimensional design space 30 W 1,I DQ 1,I DQ

How do we design an amplifier with a given architecture in general or this architecture in particular? What is the design space? Generally V SS, V DD,C (and possibly Q )will be fixed Must determine { W 1, 1,I DQ and V INQ } Thus there are 4 design variables But W 1 and 1 appear as a ratio in almost all performance characteristics of interest and I DQ is related to V INQ, W 1 and 1 Thus the design space generally has only two independent variables or two degrees of freedom W 1 Thus design or synthesis with this architecture involves exploring the two-dimensional design space W 1 1,I DQ 1,I DQ 1. Determine the design space 2. Identify the constraints 3. Determine the entire set of unknown variables and the Degrees of Freedom 4. Determine an appropriate parameter domain (Parameter domains for characterizing the design space are not unique!) 5. Explore the resultant design space with the identified number of Degrees of Freedom 31

How do we design an amplifier with a given architecture? 1. Determine the design space 2. Identify the constraints 3. Determine the entire set of unknown variables and the Degrees of Freedom 4. Determine an appropriate parameter domain 5. Explore the resultant design space with the identified number of Degrees of Freedom 32

Parameter Domains for Characterizing mplifier Performance Should give insight into design Variables should be independent Should be of minimal size Should result in simple design expressions Most authors give little consideration to either the parameter domain or the degrees of freedom that constrain the designer 33

Parameter Domains for Characterizing mplifier Performance Consider basic op amp structure V in V DD I DQ M 1 V SS C -g m v = sc +g 0 -g m v0 = g 0 g GB = C Small signal parameter domain : g m, g0 m Degrees of Freedom: 2 Small signal parameter domain obscures implementation issues 34

Parameter Domains for Characterizing mplifier Performance Consider basic op amp structure V in V DD V SS I DQ M 1 C -g m v = sc +g 0 -g m v0 = g 0 g GB = C What parameters does the designer really have to work with? W,IDQ Degrees of Freedom: 2 Call this the natural parameter domain m 35

V in g m Parameter Domains for Characterizing mplifier Performance Consider basic op amp structure 2I V DQ EB V DD V SS I DQ M 1 C μc OXW V EB C OX Natural parameter domain W I DQ W,IDQ g GB = C How do performance metrics VO and GB relate to the natural domain parameters? m -g m v0 = g 0 g λi o DQ 36

Parameter Domains for Characterizing mplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -g = m gm g v0 0 GB = C Natural design parameter domain: V0 = W 2μCOX λidq GB = {g m,g 0 } W 2μCOX C -g m v = sc +g 0 W,IDQ IDQ Expressions very complicated Both V0 and GB depend upon both design paramaters Natural parameter domain gives little insight into design and has complicated expressions 37

Parameter Domains for Characterizing mplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -g = m gm g v0 Natural design parameter domain: 0 W 2μCOX V0= λ IDQ GB = GB = C {g m,g 0 } W,IDQ 2μCOX W IDQ C Process Dependent rchitecture Dependent Process Dependent rchitecture Dependent 38

Parameter Domains for Characterizing mplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -gm gm v0 = g 0 Natural design parameter domain: W 2μCOX V0= λ IDQ lternate parameter domain: GB = C {g m,g 0 } GB = W,IDQ 2μCOX W IDQ C P,V EB P=power=V DD I DQ V EB =excess bias =V GSQ -V T g 2I 1 2 V0 = = = g V λi λv M DQ 0 EB DQ EB gm 2IDQ 1 2 P GB = = = C V C V C V EB DD EB 39

Parameter Domains for Characterizing mplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -g g m m v0 = g 0 Natural design parameter domain: W 2μCOX V0= λ IDQ GB = C {g m,g 0 } W,IDQ lternate parameter domain: = V0 2 1 λ V EB GB = 2μCOX W IDQ C 2 P GB= V DD C V EB P,V EB Process Dependent 40

Parameter Domains for Characterizing mplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -g = m gm g Natural design parameter domain: v0 VO 2 C OX W I DQ lternate parameter domain: = V0 0 EB GB GB = C {g m,g 0 } 2C C OX W 2 1 2 P λ V GB= V DD C V EB I DQ W,IDQ P,V EB rchitecture Dependent 41

Parameter Domains for Characterizing mplifier Performance Degrees of Freedom: 2 Small signal parameter domain : -g = m gm g v0 Natural design parameter domain: VO 2 C OX W I DQ lternate parameter domain: = V0 0 EB GB = C {g m,g 0 } GB 2C lternate parameter domain gives considerable insight into design lternate parameter domain provides modest parameter decoupling 42 Term in box figure of merit for comparing architectures C OX W 2 1 2 P λ V GB= V DD C V EB I DQ W,IDQ P,V EB

End of ecture 2 43