UNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables

Similar documents
Unit 8A Computer Organization. Boolean Logic and Gates

Computer Organization: Boolean Logic

Fundamentals of Digital Design

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

Logic design? Transistor as a switch. Layered design approach. CS/COE1541: Introduction to Computer Architecture. Logic Design Review.

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Computer organization

Chapter 5. Digital systems. 5.1 Boolean algebra Negation, conjunction and disjunction

Sample Test Paper - I

Appendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs

UNIVERSITY OF WISCONSIN MADISON

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

A crash course in Digital Logic

CHAPTER1: Digital Logic Circuits Combination Circuits


Logic Gates and Boolean Algebra

DIGITAL LOGIC CIRCUITS

Why digital? Overview. Number Systems. Binary to Decimal conversion

Logic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Gates and Flip-Flops

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

Chapter 2. Review of Digital Systems Design

Cs302 Quiz for MID TERM Exam Solved

Homework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker

MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI

COMP2611: Computer Organization. Introduction to Digital Logic

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh

Sequential Logic Circuits

CS61C : Machine Structures

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

Electronics. Overview. Introducction to Synthetic Biology

CS61C : Machine Structures

DIGITAL LOGIC CIRCUITS

Philadelphia University Student Name: Student Number:

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Show that the dual of the exclusive-or is equal to its compliment. 7

Lecture 9: Digital Electronics

Name. ECE-200 Intelligent Systems

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

Boolean Algebra, Gates and Circuits

EE 209 Spiral 1 Exam Solutions Name:

Appendix A: Digital Logic. CPSC 352- Computer Organization

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Philadelphia University Student Name: Student Number:

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Propositional Logic. Logical Expressions. Logic Minimization. CNF and DNF. Algebraic Laws for Logical Expressions CSC 173

Clocked Sequential Circuits UNIT 13 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS. Analysis of Clocked Sequential Circuits. Signal Tracing and Timing Charts

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

Chapter 4. Sequential Logic Circuits

CMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

ECE 341. Lecture # 3

ECE 250 / CPS 250 Computer Architecture. Basics of Logic Design Boolean Algebra, Logic Gates

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

ECE/CS 250 Computer Architecture

Logic. Combinational. inputs. outputs. the result. system can

CMSC 313 Lecture 15 Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

Lecture 13: Sequential Circuits, FSM

Adders allow computers to add numbers 2-bit ripple-carry adder

CS/COE0447: Computer Organization

Digital Logic Appendix A

Menu. 7-Segment LED. Misc. 7-Segment LED MSI Components >MUX >Adders Memory Devices >D-FF, RAM, ROM Computer/Microprocessor >GCPU

Fundamentals of Boolean Algebra

University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering

Floating Point Representation and Digital Logic. Lecture 11 CS301

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

CS61c: Representations of Combinational Logic Circuits

CSC9R6 Computer Design. Practical Digital Logic

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

Chapter 3 Digital Logic Structures

Review: Additional Boolean operations

EE 209 Logic Cumulative Exam Name:

Computer Science Final Examination Friday December 14 th 2001

Chapter 7 Logic Circuits

Overview. Arithmetic circuits. Binary half adder. Binary full adder. Last lecture PLDs ROMs Tristates Design examples

Lecture 10: Synchronous Sequential Circuits Design

CS470: Computer Architecture. AMD Quad Core

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

University of Toronto Faculty of Applied Science and Engineering Final Examination

CprE 281: Digital Logic

Arithme(c logic units and memory

ELCT201: DIGITAL LOGIC DESIGN

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

Logic and Boolean algebra

Chapter 7: Digital Components. Oregon State University School of Electrical Engineering and Computer Science. Review basic digital design concepts:

BOOLEAN ALGEBRA. Introduction. 1854: Logical algebra was published by George Boole known today as Boolean Algebra

CS/COE0447: Computer Organization and Assembly Language

Lecture 22 Chapters 3 Logic Circuits Part 1

Unit 7 Sequential Circuits (Flip Flop, Registers)

CS/COE0447: Computer Organization

Lecture 7: Logic design. Combinational logic circuits

Combinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #13

Transcription:

UNIT 8 Computer Circuitry: Layers of bstraction 1 oolean Logic & Truth Tables Computer circuitry works based on oolean logic: operations on true (1) and false (0) values. ( ND ) (Ruby: && ) 0 0 0 0 0 1 0 1 1 0 0 1 1 1 1 1 ( OR) (Ruby: ) (NOT ) (Ruby:!) 0 1 1 0 2 1

Gates gate is an electronic device that implements a logical function. (Images from Wikipedia) Circuit diagram: bstract Diagram: ND OR NOT 3 Properties Commutative: a b = b a ssociative: Distributive: a b = b a a b c = (a b) c = a (b c) a b c = (a b) c = a (b c) a (b c) = (a b) (a c) Identity: a 1 = a a 0 = a Idempotence: a a = a a a = a Complementation: a a = 0 a a = 1 Double Negation: a = a 4 2

Equivalence Q = ( ) (( C) (C )) C Q 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 http://www.allaboutcircuits.com/vol_4/chpt_7/6.html 5 Equivalence Q = ( ) (( C) (C )) C Q 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 1 1 1 1 1 Q = ( C) http://www.allaboutcircuits.com/vol_4/chpt_7/6.html 6 3

More gates nand nor xor 0 0 1 1 0 0 1 1 0 1 1 0 1 0 1 1 1 0 0 0 nand ( not and ): nand = not ( and ) nor ( not or ): nor = not ( or ) xor ( exclusive or ): xor = ( and not ) or ( and not ) ( ) ( ) 7 DeMorgan s Law Nand: ( ) = if!((x > 15) && (x < 110)) then... is logically equivalent to if (x <= 15) (x >= 110) then... Nor: ( ) = if!((x < 15) (x > 110)) then... is logically equivalent to if (x >= 15) && (x <= 110) then... 8 4

Logical Function Using Gates 3-bit odd parity checker F = ( x y z) ( x y z) (x y z) (x y z) x y z F 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 9 Logical Function Using Gates 3-bit odd parity checker F = ( x y z) ( x y z) (x y z) (x y z) x y z F 0 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1 x y F = x y z z F 10 5

Full dder C out C in S C in C out S 0 0 0 0 0 1 0 1 0 0 1 1 1 0 0 1 0 1 1 1 0 1 1 1 11 Full dder C out C in S C in C out S 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 S = C in C out = (( ) C) ( ) 12 6

Full dder (F) C out 1-bit Full dder C in S 13 nother Full dder (F) http://students.cs.tamu.edu/wanglei/csce350/handout/lab6.html C out 1-bit Full dder C in S 14 7

8-bit Full dder 7 7 2 2 1 1 0 0 C out 1-bit Full dder... 1-bit Full dder 1-bit Full dder 1-bit Full dder C in S 7 S 2 S 1 S 0 8 8 C out 8-bit F 8 S C in 15 Multiplexer (MUX) multiplexer chooses between a set of inputs. F D 1 D 2 D 3 D 4 MUX F 0 0 D 1 0 1 D 2 1 0 D 3 1 1 D 4 http://www.cise.ufl.edu/~mssz/comporg/cdintro.html 16 8

rithmetic Logic Unit (LU) OP 1 OP 0 Carry In & OP OP 0 OP 1 F 0 0 0 1 1 0 1 1 + http://cs-alb-pc3.massey.ac.nz/notes/59304/l4.html 17 Flip Flop flip flop is a sequential circuit that is able to maintain (save) a state. Example: D (Data) Flip-Flop sets output Q to input D when clock turns on. (Images from Wikipedia) Clock Clock S=Set Q to 1, R=Reset Q to 0 18 9

Registers register is just a set of edgetriggered flip-flops. Registers are triggered by a clock signal. D 0 D 1 D 2 D 3 Reg. Q 0 Q 1 Q 2 Q 3 Clock Clock http://cpuville.com/register.htm 19 Central Processing Unit (CPU) CPU contains: rithmetic Logic Unit to perform computation Registers to hold information Instruction register (current instruction being executed) Program counter (to hold location of next instruction in memory) ccumulator (to hold computation result from LU) Data register(s) (to hold other important data for future use) Control unit to regulate flow of information and operations that are performed at each instruction step 20 10

sample CPU http://cpuville.com/main.htm 21 Computer http://cse.iitkgp.ac.in/pds/notes/intro.html 22 11

bstraction We can use layers of abstraction to hide details of the computer design. We can work in any layer, not needing to know how the lower layers work or how the current layer fits into the larger system. -> transistors -> gates -> circuits (adders, multiplexors, flip-flops) -> central processing units (LU, registers, control) -> computer 23 12