EE 321 Analog Electronics, Fall 2013 Homework #3 solution

Similar documents
The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Operational Amplifiers

Operational amplifiers (Op amps)

D is the voltage difference = (V + - V - ).

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

At point G V = = = = = = RB B B. IN RB f

U1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V.

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

OPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier

Homework Assignment 08

E40M Review - Part 1

or Op Amps for short

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

ECE2210 Final given: Spring 08

55:041 Electronic Circuits The University of Iowa Fall Final Exam

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Chapter 5 Objectives

Homework Assignment 09

EIT Quick-Review Electrical Prof. Frank Merat

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Operational amplifiers (Op amps)

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

EE105 Fall 2014 Microelectronic Devices and Circuits

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

ECE3050 Assignment 7

Summary Notes ALTERNATING CURRENT AND VOLTAGE

Problem Set 5 Solutions

PHYS225 Lecture 9. Electronic Circuits

ECE Analog Integrated Circuit Design - II P.E. Allen

Series & Parallel Resistors 3/17/2015 1

Homework 6 Solutions and Rubric

Start with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i

E1.1 Analysis of Circuits ( ) Revision Lecture 1 1 / 13

Feedback Control G 1+FG A

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

analyse and design a range of sine-wave oscillators understand the design of multivibrators.

OPERATIONAL AMPLIFIER APPLICATIONS

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

Figure Circuit for Question 1. Figure Circuit for Question 2

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

Prepare for this experiment!

Basics of Network Theory (Part-I)

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Feedback design for the Buck Converter

Homework 2. Due Friday (5pm), Feb. 8, 2013

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

0 t < 0 1 t 1. u(t) =

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

ECE PN Junctions and Diodes

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

EE100Su08 Lecture #9 (July 16 th 2008)

OPAMPs I: The Ideal Case

Problem Set 4 Solutions

Small Signal Model. S. Sivasubramani EE101- Small Signal - Diode

Circuits for Analog System Design Prof. Gunashekaran M K Center for Electronics Design and Technology Indian Institute of Science, Bangalore

Chapter 13 Small-Signal Modeling and Linear Amplification

Ohm's Law and Resistance

Prepare for this experiment!

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

Design Engineering MEng EXAMINATIONS 2016

Prepare for this experiment!

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

EECE 2150 Circuits and Signals Final Exam Fall 2016 Dec 9

The Approximating Impedance

Chapter 2 - DC Biasing - BJTs

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

Inducing Chaos in the p/n Junction

EE247 Analog-Digital Interface Integrated Circuits

Switched Capacitor: Sampled Data Systems

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS

Homework Assignment 11

ECE2262 Electric Circuits

IH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Prof. Shayla Sawyer CP08 solution

Physics 2135 Exam 2 October 20, 2015

Lecture 5: Using electronics to make measurements

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0. This homework is due August 29th, 2016, at Noon.

FET Small-Signal Analysis

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation

VTS Process Photodiodes

Fig. 1-1 Current Flow in a Resistive load

D C Circuit Analysis and Network Theorems:

ESE319 Introduction to Microelectronics. Output Stages

University of California at Berkeley College of Engineering Dept. of Electrical Engineering and Computer Sciences. EECS 40 Midterm II

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

Transcription:

EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [ Nn + R ][ f RP v P + v P2 +... + R ] P v Pn R N 2 n where R N = R N R N2... R Nn and = 2... n 0. (b) Design a circuit to obtain 2v N +v P +2v P2 The smallest resistor used should be 0 kω. (a) First, for the negative inputs, let s work with the first input via superposition. The negative input is at virtual ground, so the input current is i N = v N R N. All that current flows out of the feedback resistor because the voltage across the other input resistors is zero. Thus, for only v N on, we get R f R N v N Similarly, by superposition, we can see that for only v Nx inputs turned on, then output is

R f n i= v Ni R Ni which is identical to the expression we need to show. Next, for the positive inputs, let s look at the first input. The voltage at the positive input is a voltage division between and the parallel combination of all the other resistors. v + = = n i=0 i n i= i + v P v P + = ( + = + v P = v P )v P Next apply superposition and we get for all positive inputs on and all negative inputs off, v + = n i= v P Next, this signal is amplified by the non-inverting amplifier whose gain is composed from R f and the parallel resistance of all negative input resistors, R N, so [ + R ] n f v P R N R i= P which is also identical with what we had to show. Combining the output from negative inputs and positive inputs we get the result we were asked to show. (b) We have the equations R f R N = 2 ( + R ) f RP = R N ( + R ) f RP = 2 R N 2 Note that R N = R N, so that + R f R N = 3, and 2

R f R N = 2 = 3 2 = 2 3 We can now select R N = 0kΩ, so that R f = 20kΩ. Next, Next, we have 2 = 2 = 2 3 3 = 2 = + + 0 2 = 0 + + 2 0 = 3 2 3 = 0 This means that 0 =. Then we can choose = 0kΩ and 2 = 20kΩ. 2.62. For the circuit shown in Fig. P2.62, express v O as a function of v and v 2. What is the input resistance seen by v alone? By v 2 alone? By a source connected between the two input terminals? By a source connected to both input terminals simultaneously? We can use superposition to get v O. First as a function of v, we have v. Next, as a function of v 2, R ( + R ) v 2 = v 2 R+R R Combining we get v 2 v. The input resistance on input is found as The relationship between the two is R i = dv di v = v 2 2 +i R 3

Plugging this into the expression above we get R i = R On input 2 it is clear that R i2 = 2R. For a source connected between the two inputs we have v 2 v = v, and a current through it, i, and we want the differential input resistance, R id = dv di We need a relationship between v and i. Note that v = v O. To have the same current in the two arms we must have that v v = v 2. Combining that with the input output reltionship, v = v 2 v, we can eliminate v or v v 2 = v = v 2 v v = v 2 We can also see that v 2 = 2Ri. Inserting we get v = 2Ri and see that R ic = 2R. 2.. An op-amp intended for operation with a closed-loop gain of 00 V/V uses feedback resistors of 0 kω and MΩ with a bias-current-compensation resistor R 3. What should the value of R 3 be? With input grounded, the output offset voltage is found to be +0.2 V. Estimate the input offset current assuming zero input offset voltage. If the input offset voltage can be as large as mv of unknown polarity, what range of offset current is possible? What current injected into, or extracted from, the nongrounded end of R 3 would reduce the op-amp output voltage to zero? For available ±5 V supplies, what resistor and supply voltage would you use? The bias-current compensating resistor R 3 = R R 2 = 9.9kΩ. With the bias compensated and zero offset voltage the output is equal to the offset current flowing through the feedback resistor, R 2, I OS = v O R 2 = 0.2 0 6 = 20nA If the input offset voltage is up to ±V, the output offset voltage can be as large as ±0.V. In that case, the output offset due to bias current can range between 0.2 0. = 0.V to 0.2+0. = 0.3V. That results in a minimum offset current of I OS,min = 0nA and a maximum offset current of I OS,max = 30nA. In order to reduce the output to zero we need to add a voltage on the positive input which cancels the output of 0.2V. That means we need to add a negative voltage on the positive input which is that output divided by the non-inverting gain, 0. The voltage we 4

need to add is V compensation = 0.2V/0 = 2.08mV. That voltage is produced by a current through R 3. That current should be I compensation = V compensation = 2.08mV R 3 9.9kΩ = 20nA To get that current from the negative supply we need a resistor, R compensation = V supply I compensation = 5 = 7.4MΩ 20 0 9 3.2. For the circuits shown in Fig. P3.2 using ideal diodes, find the values of the voltages and currents indicated. (a) In this case the diode is conducting, such that the voltage at the top end of the diode equals that at the bottom end, so V = 3V. Then, I = 6V 0kΩ = 0.6mA. (b) The diode is not conducting, so I = 0, and V = 3V. (c) The diode is conducting so I = 0.6mA as before, but now V = 3V. (d) The diode is not conducting, so I = 0 and V = 3V. 3.4. In each of the ideal-diode circuits shown in Fig. P3.4, v I is a khz, 0V peak sine wave. Sketch the waveform resulting at v O. What are its positive and negative peak values? 5

(My plotting program is temporarily out of commission so you get a description in words and equations instead. Note that this procedure is probably the best way to go about plotting the waveform anyway; getting an expression and then plottinng that expression.) (a) Piecewise expression for v O Minimum value: 0V. Maximum value: 0V 0 v I 0 v I v I > 0 (b) Piecewise expression for v O v I v I 0 Minimum value: 0V. Maximum value: 0V. (c) Current never flows, so 0 always. (d) This case is identical to (a) 0 v I > 0 (e) Current always flows so v I. Minimum values: 0V. Maximum value: 0V. (f) This case is identical to (a) (g) Piecwise expression for v O 6

v I v I 0 Minimum value: 0V. Maximum value: 0V. 0 v I > 0 (h) The output is always connected to ground, 0 always. (i) When v I < 0 this acts as a voltage divider. Otherwise they two are equal. Piecewise expression is vi 2 v I 0 v I v I > 0 Minimum value: 5V. Maximum value: 0V. (j) When v I > 0 the output is shorted to the input. When v I < 0 the output is obtained from the voltage division. The expression for v O is identical to (i). (k) The current source causes V voltage drop across the resistor, such that v O is always one volt higher than the voltage at the bottom of the resistor. When v I > 0 the voltage at the bottom of the resistor is ground. When v I < 0 the voltage at the bottom of the resistor is v I. The piecewise expression for v O is v I +V v I 0 V v I > 0 7